- 您现在的位置：买卖IC网 > PDF目录17030 > EVAL-AD7730LEBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7730 PDF资料下载
参数资料
| 型号： | EVAL-AD7730LEBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/53页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD7730 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 24 |
| 采样率（每秒）： | 600 |
| 数据接口： | 串行 |
| 输入范围： | ±80 mV |
| 在以下条件下的电源（标准）： | 125mW @ 600SPS |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7730 |
| 已供物品： | 板，CD |
| 相关产品： | AD7730LBRUZ-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730LBRZ-ND - IC ADC TRANSDUCER BRIDGE 24SOIC AD7730LBRUZ-REEL7-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730LBRZ-REEL-ND - IC ADC TRANSDUCER BRIDGE 24SOIC AD7730LBRUZ-REEL-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730BRUZ-REEL7-ND - IC ADC BRIDGE TRANSDUCER 24TSSOP AD7730BRUZ-REEL-ND - IC ADC BRIDGE TRANSDUCER 24TSSOP AD7730BRUZ-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730BNZ-ND - IC ADC TRANSDUCER BRIDGE 24-DIP AD7730BRZ-REEL7TR-ND - IC ADC BRDGE TRANSDCR 24SOIC TR 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
AD7730/AD7730L
–27–
Chop Mode
With chop mode enabled on the AD7730, the signal processing
chain is synchronously chopped at the analog input and at the
output of the first stage filter. This means that for each output
of the first stage filter to be computed, the full settling time of
the filter has to elapse. This results in an output rate from the
filter that is three times lower than for a given SF word than for
nonchop mode. The output update and first notch of this first
stage filter correspond and are determined by the relationship:
Output Rate
=
f CLK IN
16
×
1
3
× SF
where SF is the decimal equivalent of the data loaded to the SF
bits of the Filter Register and fCLK IN is the master clock frequency.
Second Stage Filter
As stated earlier, the second stage filter has three distinct modes
of operation which result in a different overall filter profile for
the part. The modes of operation of the second stage filter are
discussed in the following sections along with the different filter
profiles which result.
Normal FIR Operation
The normal mode of operation of the second stage filter is as a
22-tap low-pass FIR filter. This second stage filter processes the
output of the first stage filter and the net frequency response of
the filter is simply a product of the filter response of both filters.
The overall filter response of the AD7730 is guaranteed to have
no overshoot.
Figure 11 shows the full frequency response of the AD7730 when
the second stage filter is set for normal FIR operation. This
response is for chop mode enabled with the decimal equivalent
of the word in the SF bits set to 512 and a master clock frequency
of 4.9152 MHz. The response will scale proportionately with
master clock frequency. The response is shown from dc to
100 Hz. The rejection at 50 Hz
±1 Hz and 60 Hz ± 1 Hz is
better than 88 dB.
The –3 dB frequency for the frequency response of the AD7730
with the second stage filter set for normal FIR operation and
chop mode enabled is determined by the following relationship:
f 3dB = 0.0395 ×
f CLK IN
16
×
1
3
× SF
In this case, f3 dB = 7.9 Hz and the stopband, where the attenua-
tion is greater than 64.5 dB, is determined by:
f STOP = 0.14 ×
f CLK IN
16
×
1
3
× SF
In this case, fSTOP = 28 Hz.
FREQUENCY – Hz
0
–60
–100
090
GAIN
–
dB
10
20
30
40
50
60
70
80
–10
–50
–70
–90
–30
–40
–80
–20
–120
–110
100
Figure 11. Detailed Full Frequency Response of AD7730
(Second Stage Filter as Normal FIR, Chop Enabled)
Figure 12 shows the frequency response for the same set of
conditions as for Figure 11, but in this case the response is
shown out to 600 Hz. This response shows that the attenuation
of input frequencies close to 200 Hz and 400 Hz is significantly
less than at other input frequencies. These “peaks” in the fre-
quency response are a by-product of the chopping of the input.
The plot of Figure 12 is the amplitude for different input fre-
quencies. Note that because the output rate is 200 Hz for the
conditions under which Figure 12 is plotted, if something ex-
isted in the input frequency domain at 200 Hz, it would be
aliased and appear in the output frequency domain at dc.
FREQUENCY – Hz
0
–60
–100
0
450
GAIN
–
dB
50
100 150 200 250 300 350 400
–10
–50
–70
–90
–30
–40
–80
–20
–120
–110
500 550
600
Figure 12. Expanded Full Frequency Response of AD7730
(Second Stage Filter as Normal FIR, Chop Enabled)
REV. B
相关PDF资料 |
PDF描述 |
|---|---|
| EBC20DRTN-S93 | CONN EDGECARD 40POS DIP .100 SLD |
| RGM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
| EBC20DRTH-S93 | CONN EDGECARD 40POS DIP .100 SLD |
| PCMC133E-1R0MF | COIL 1.0 UH POWER CHOKE 20% SMD |
| RYM06DTKH-S288 | CONN EDGECARD 12POS .156 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD7731EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7731EBZ | 功能描述:BOARD EVALUATION FOR AD7731 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7732EB | 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC |
| EVAL-AD7732EBZ | 功能描述:BOARD EVAL FOR AD7732 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
| EVAL-AD7734EBZ | 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。