参数资料
型号: EVAL-AD7763EDZ
厂商: Analog Devices Inc
文件页数: 13/33页
文件大小: 0K
描述: BOARD EVAL CONTROL AD7763
标准包装: 1
ADC 的数量: 1
位数: 24
采样率(每秒): 625k
数据接口: 并联
输入范围: ±3.25 Vpp
在以下条件下的电源(标准): 955.5mW @ 625kSPS
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7763
已供物品: 板,CD
Data Sheet
AD7763
Rev. B | Page 19 of 32
CLOCKING THE AD7763
The AD7763 requires an external, low jitter clock source. This
signal is applied to the MCLK pin, and the MCLKGND pin is
used to sense the ground from the clock source. An internal
clock signal (ICLK) is derived from the MCLK input signal.
The ICLK controls the internal operations of the AD7763. The
maximum ICLK frequency is 20 MHz, but due to an internal
clock divider, a range of MCLK frequencies can be used. There
are two ways to generate the ICLK:
ICLK = MCLK (CDIV = 1)
ICLK = MCLK/2 (CDIV = 0)
This option is pin selectable (Pin 58). On power-up, the default
is ICLK = MCLK/2 to ensure that the part can handle the maxi-
mum MCLK frequency of 40 MHz. For output data rates equal to
those used in audio systems, a 12.288 MHz ICLK frequency can
be used. As shown in Table 6, output data rates of 192 kHz, 96 kHz,
and 48 kHz are achievable with this ICLK frequency. As mentioned
previously, this ICLK frequency can be derived from different
MCLK frequencies.
The MCLK jitter requirements depend on a number of factors
and are determined by
20
)
dB
(
)
(
10
2
SNR
IN
rms
j
f
OSR
t
×
π
×
=
Where:
OSR = oversampling ratio =
ODR
fICLK .
fIN = maximum input frequency.
SNR(dB) = target SNR.
EXAMPLE 1
This example is taken from Table 6, where:
ODR = 625 kHz.
fICLK = 20 MHz.
fIN (maximum) = 250 kHz.
SNR = 108 dB.
ps
6
.
3
10
250
2
32
6
3
)
(
=
×
=
π
rms
j
t
This is the maximum allowable clock jitter for a full-scale,
250 kHz input tone with the given ICLK and output data rate.
EXAMPLE 2
Following is a second example from Table 6, where:
ODR = 48 kHz.
fICLK = 12.288 MHz.
fIN (maximum) = 19.2 kHz.
SNR = 120 dB.
ps
133
10
2
.
19
2
256
6
3
)
(
=
×
π
×
=
rms
j
t
The input amplitude also has an effect on these jitter figures.
If, for example, the input level is 3 dB below full scale, the allowable
jitter is increased by a factor of √2, increasing the first example
to 2.53 ps rms. This happens when the maximum slew rate is
decreased by a reduction in amplitude. Figure 29 and Figure 30
illustrate this point, showing the maximum slew rate of a sine
wave of the same frequency but with different amplitudes.
1.0
–1.0
05476-
014
0.5
0
–0.5
Figure 29. Maximum Slew Rate of Sine Wave with Amplitude of 2 V p-p
1.0
–1.0
05476-
015
0.5
0
–0.5
Figure 30. Maximum Slew Rate of Same Frequency Sine Wave
with Amplitude of 1 V p-p
相关PDF资料
PDF描述
EVAL-AD7401AEDZ BOARD EVAL FOR AD7401
HI5860SOICEVAL1 EVALUATION PLATFORM SOIC HI5860
REC5-0505DRW/H2/A CONV DC/DC 5W 4.5-9VIN +/-05VOUT
REC5-483.3DRW/H2/C CONV DC/DC 5W 36-72VIN +/-3.3V
GCM22DCMH CONN EDGECARD 44POS .156 WW
相关代理商/技术参数
参数描述
EVAL-AD7764EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD7764 - Bulk
EVAL-AD7764EDZ 功能描述:BOARD EVAL AD7764 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7765EBZ 制造商:Analog Devices 功能描述:EVAL BOARD 24BIT, 312KSPS, 109DB - Bulk
EVAL-AD7765EDZ 功能描述:BOARD EVAL AD7765 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7766-1EDZ 功能描述:BOARD EVAL AD7766-1 64KSPS 111DB RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件