参数资料
型号: EVAL-AD7763EDZ
厂商: Analog Devices Inc
文件页数: 15/33页
文件大小: 0K
描述: BOARD EVAL CONTROL AD7763
标准包装: 1
ADC 的数量: 1
位数: 24
采样率(每秒): 625k
数据接口: 并联
输入范围: ±3.25 Vpp
在以下条件下的电源(标准): 955.5mW @ 625kSPS
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7763
已供物品: 板,CD
Data Sheet
AD7763
Rev. B | Page 21 of 32
Sampling Switch SS1 and Sampling Switch SS3 are driven by ICLK,
whereas Sampling Switch SS2 and Sampling Switch SS4 are driven
by ICLK. When ICLK is high, the analog input voltage is connected
to CS1. On the falling edge of ICLK, the SS1 and SS3 switches open,
and the analog input is sampled on CS1. Similarly, when ICLK
is low, the analog input voltage is connected to CS2. On the
rising edge of ICLK, the SS2 and SS4 switches open, and the
analog input is sampled on CS2.
Capacitor CPA, Capacitor CPB1, and Capacitor CPB2 represent
parasitic capacitances that include the junction capacitances
associated with the MOS switches.
Table 11. Equivalent Component Values
Mode
CS1
CS2
CPA
CPB1/CPB2
Normal
51 pF
12 pF
20 pF
Low Power
13 pF
12 pF
5 pF
USING THE AD7763
Following is the recommended sequence for powering up and
using the AD7763.
1. Apply power.
2. Start clock oscillator, applying MCLK.
3. Take RESET low for a minimum of 1 MCLK cycle.
4. Wait a minimum of 2 MCLK cycles after RESET has been
released.
5. Write to Control Register 2 to power up the ADC and the
differential amplifier, as required.
6. Write to Control Register 1 to set up the output data rate.
7. In circumstances where multiple parts are being
synchronized, a SYNC pulse must be applied to the parts;
otherwise, no SYNC pulse is required.
The following are conditions for applying the SYNC pulse:
The issuing of a SYNC pulse to the part must not coincide
with a write to the part.
The SYNC pulse should be applied a minimum
of 2.5 ICLK cycles after the FSI signal for the previous write
to the part has returned to logic high.
Ensure that the SYNC pulse is taken low for a minimum of
2.5 ICLK cycles.
Data can now be read from the part using the default filter,
offset, gain, and overrange threshold values. The conversion
data read is not valid, however, until the settling time of the
filter has passed. When this has occurred, the DVALID bit read
is set, indicating that the data is indeed valid.
The user can then download a user-defined filter, if required
(see Downloading a User-Defined Filter). Values for gain, offset,
and overrange threshold registers can also be written or read at
this stage.
BIAS RESISTOR SELECTION
The AD7763 requires a resistor to be connected between the
RBIAS pin and AGND. The value for this resistor is dependent on
the reference voltage being applied to the device. The resistor
value should be selected to give a current of 25 A through the
resistor to ground. For a 2.5 V reference voltage, the correct
resistor value is 100 kΩ; for a 4.096 V reference voltage, the
correct resistor value is 160 kΩ.
相关PDF资料
PDF描述
EVAL-AD7401AEDZ BOARD EVAL FOR AD7401
HI5860SOICEVAL1 EVALUATION PLATFORM SOIC HI5860
REC5-0505DRW/H2/A CONV DC/DC 5W 4.5-9VIN +/-05VOUT
REC5-483.3DRW/H2/C CONV DC/DC 5W 36-72VIN +/-3.3V
GCM22DCMH CONN EDGECARD 44POS .156 WW
相关代理商/技术参数
参数描述
EVAL-AD7764EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD7764 - Bulk
EVAL-AD7764EDZ 功能描述:BOARD EVAL AD7764 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7765EBZ 制造商:Analog Devices 功能描述:EVAL BOARD 24BIT, 312KSPS, 109DB - Bulk
EVAL-AD7765EDZ 功能描述:BOARD EVAL AD7765 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7766-1EDZ 功能描述:BOARD EVAL AD7766-1 64KSPS 111DB RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件