Data Sheet
AD7763
Rev. B | Page 9 of 32
Pin No.
Mnemonic
Description
8
DECAPA
Decoupling Pin. A 100 nF capacitor must be inserted between this pin and AGND1.
30
DECAPB
Decoupling Pin. A 33 pF capacitor must be inserted between this pin and AGND3.
17
RBIAS
Bias Current Setting. A resistor must be inserted between this pin and AGND.
37
RESET
A falling edge on this pin resets all internal digital circuitry. Holding this pin low
3
MCLK
Master Clock Input. A low jitter digital clock must be applied to this pin. The output data rate
2
MCLKGND
Master Clock Ground Sensing Pin.
36
SYNC
Synchronization Input. A falling edge on this pin resets the internal filter. This can be used
to synchronize multiple devices in a system.
38
DRDY
Data Ready Output. Each time new conversion data is available, an active low pulse,
39, 40, 45
SH2:0
Share Pins 2:0. For multiple
AD7763 devices sharing a common serial bus. Each device is wired
with the binary value that represents the number of devices sharing the serial bus. SH2 is the
46 to 48
ADR2:0
Address 2:0. Allows multipl
e AD7763 devices to share a common serial bus. Each device must be
section.
49
SCP
Serial Clock Polarity. Determines on which edge of SCO the data bits are clocked out and on
which edge they are valid. All timing diagrams are shown with SCP = 0, and all SCO edges
shown should be inverted for SCP = 1.
50
SDL
Serial Data Latch. A pulse is output on this pin after every 16 data bits. The pulse is one SCO
period wide and can be used in conjunction with FSO as an alternative framing method for
serial transfers requiring a framing signal more frequent than every 32 bits.
51
FSI
Frame Sync In. The status of this pin is checked on the falling edge of SCO. If this pin is low, then
the first data bit is latched in on the next SCO falling edge when SCP = 0 or on the rising edge of
SCO if SCP = 1.
52
SDI
Serial Data In. The first data bit (MSB) must be valid on the next SCO falling edge when SCP = 0
(or SCO rising edge SCP = 1) after the FSI event has been latched. Each write requires 32 bits: the
ALL bit, 3 address bits, and 12 register address bits, followed by the remaining 16 bits of data to
be written to the device.
54
SDO
Serial Data Out. Address, status, and data bits are clocked out on this line during each serial
transfer.
If SCP = 0, each bit is clocked out on an SCO rising edge and is valid on the falling edge. When
the I2S pin is set to logic high, this pin outputs the signal defined as SD in the I2S bus
55
SCO
Serial Clock Out. This clock signal is derived from the internal ICLK signal. The frequency of SCO
is equal to either ICLK or ICLK/2, depending on the state of the CDIV and SCR pins (see the
AD7763 Interface section). When the I2S pin is logic high, this pin outputs the signal defined as 56
FSO
Frame Sync Out. This signal frames the serial data output and is 32 SCO periods wide. The
exception to the framing behavior of FSO occurs in decimate × 32 mode, where, for certain
combinations of CDIV and SCR, the FSO signal is constantly logic low. See t
he Reading Data58
CDIV
Clock Divider. This pin is used to select the ratio of MCLK to ICLK. See th
e AD7763 Interfacesection.
60
SCR
Serial Clock Rate. This pin and the CDIV pin program the SCO frequency (s
ee Table 7).
61
I2S
I2S Select. A Logic 1 on this pin changes the serial data-out mode from SPI to I2S. The SDO pin
outputs as the SD signal, the SCO pin outputs the SCK signal, and the FSO pin outputs the WS
signal. When writing to the AD7763, the I2S pin is set to logic low and the SPI interface is used. EPAD
Exposed Pad. Connect the exposed pad to AGNDx with six to eight vias.