参数资料
| 型号： | EVAL-ADV7195EB |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/36页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADV7195 |
| 标准包装： | 1 |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADV7195 |
| 主要属性： | 多格式顺序扫描/HDTV 编码器，3 个 11 位 ADC |
| 次要属性： | 内部测试样式发生器，带颜色控制 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADV7195
PROGRESSIVE SCAN MODE
MODE REGISTER 0
MR0 (MR07–MR00)
(Address (SR4–SR0) = 00H)
Figure 16 shows the various operations under the control of
Mode Register 0.
MR0 BIT DESCRIPTION
Output Standard Selection (MR00–MR01)
These bits are used to select the output levels for the ADV7195.
If EIA-770.2 (MR01–00 = “00”) is selected, the output levels
will be: 0 mV for blanking level, 700 mV for peak white for the Y
channel, ± 350 mV for Pr, Pb outputs and –300 mV for Sync.
Sync insertion on the Pr, Pb channels is optional.
If EIA-770.1 (MR01–00 = “01”) is selected, the output levels
will be: 0 mV for blanking level, 714 mV for peak white for the Y
channel, ± 350 mV for Pr, Pb outputs and –286 mV for Sync.
Optional sync insertion on the Pr, Pb channels is not possible.
If Full I/P Range (MR01–00 = “10”) is selected, the output
levels will be: 0 mV for blanking level, 700 mV for peak white for
the Y channel, ± 350 mV for Pr, Pb outputs and –300 mV for
Sync. Sync insertion on the Pr, Pb channels is optional. This
mode is used for RS-170, RS-343A standard output compatibil-
ity. Refer to Figures 61 to 64 for output level plots.
Input Control Signals (MR02–MR03)
These control bits are used to select whether data is input with
external horizontal, vertical and blanking sync signals or if the
data is input with embedded EAV/SAV codes.
An Asynchronous timing mode is also available using TSYNC,
SYNC and DV as input control signals. These control signals
have to be programmed by the user.
Figure 17 shows an example of how to program the ADV7195
to accept a different high definition standard but SMPTE293M,
SMPTE274M, SMPTE296M or ITU-R.BT1358 standard.
Input Standard (MR04)
Select between 525p progressive scan input or 625p progressive
scan input.
Reserved (MR05)
A “0” must be written to this bit.
DV Polarity (MR06)
This control bit allows the user to select the polarity of the DV
input control signal to be either active high or active low. This is
in order to facilitate interfacing from I to P Converters which
use an active low blanking signal output.
Reserved (MR07)
A “0” must be written to this bit.
MR07
MR06
MR05
MR04
MR03
MR02
MR01
MR00
MR07
ZERO MUST
BE WRITTEN
MR05
ZERO MUST
BE WRITTEN
INPUT
STANDARD
MR04
INPUT CONTROL SIGNALS
MR03 MR02
TO THIS BIT
TO THIS BIT
0 525P
1 625P
0
0
0
1
HSYNC / VSYNC /DV
EAV/SAV
DV POLARITY
MR06
0 ACTIVE HIGH
1 ACTIVE LOW
1
1
0
1
TSYNC/ SYNC /DV
RESERVED
OUTPUT STANDARD SELECTION
MR01 MR00
Figure 16. Mode Register 0
–14 –
0
0
1
1
0
1
0
1
EIA-770.2
EIA-770.1
FULL I/P RANGE
RESERVED
REV. A
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-ADV7401EBZ | BOARD EVALUATION FOR ADV7401 |
| EVAL-ADV7403EBZ | BOARD EVALUATION FOR ADV7403 |
| EVAL-ADV7510P-ABZ | BOARD EVAL FOR ADV7510 |
| EVAL-ADV7800EB1Z | BOARD EVAL EXTERNAL DDR SD MEM |
| EVAL-ADV7802EB1Z | BOARD EVAL EXTERNAL DDR SD MEM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADV7197EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7280MEBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT |
| EVAL-ADV7281MAEBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT |
| EVAL-ADV7281MEBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs |
| EVAL-ADV7282MEBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs and Deinterlacer |
发布紧急采购，3分钟左右您将得到回复。