参数资料
| 型号： | EVAL-ADV7195EB |
| 厂商： | Analog Devices Inc |
| 文件页数： | 29/36页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADV7195 |
| 标准包装： | 1 |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADV7195 |
| 主要属性： | 多格式顺序扫描/HDTV 编码器，3 个 11 位 ADC |
| 次要属性： | 内部测试样式发生器，带颜色控制 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页
ADV7195
MODE REGISTER 4
MR4 (MR47–MR40)
(Address (SR4–SR0) = 04H)
Figure 55 shows the various operations under the control of
Mode Register 4.
MR4 BIT DESCRIPTION
Timing Reset (MR40)
Toggling MR40 from low to high and low again resets the inter-
nal horizontal and vertical timing counters.
Reserved (MR41–MR47)
A “0” must be written to these bits.
Color Output Swap (MR53)
By default DAC B is configured as the Pr output and DAC C as
the Pb output. In setting this bit to “1,” the DAC outputs can
be swapped around so that DAC B outputs Pb and DAC C out-
puts Pr. Table X demonstrates this in more detail.
Reserved (MR54–MR57)
A “0” must be written to these bits.
Table X. Relationship Between Input Pixel Port, MR53
and DAC B, DAC C Outputs
In 4:4:4 Input Mode
MODE REGISTER 5
MR5 (MR57–MR50)
(Address (SR4–SR0) = 05H)
Figure 56 shows the various operations under the control of
Mode Register 5.
Color Data
Input on Pins
Cr9–0
Cb/Cr9–0
Cr9–0
Cb/Cr9–0
MR53
0
0
1
1
Analog Output
Signal
DAC B
DAC C
DAC C
DAC B
MR5 BIT DESCRIPTION
Reserved (MR50)
In 4:2:2 Input Mode
This bit is reserved for the revision code.
Color Data
Analog Output
RGB Mode (MR51)
When RGB mode is enabled (MR51 = “1”), the ADV7195
accepts unsigned binary RGB data at its input port. This control
is also available in Async Timing Mode.
Input on Pins
Cr9–0
Cb/Cr9–0
Cb/Cr9–0
MR53
0 or 1
0
1
Signal
Not Operational
DAC C (Pb)
DAC C (Pr)
Sync on PrPb (MR52)
By default the color component output signals Pr, Pb do not con-
tain any horizontal sync pulses. If required, they can be inserted
when MR52 = “1.” This control is not available in RGB Mode.
MR47
MR46
MR45
MR44
MR43
MR42
MR41
MR40
MR47 – MR41
ZERO MUST BE
WRITTEN TO
THESE BITS
Figure 55. Mode Register 4
TIMING RESET
MR40
MR57
MR56
MR55
MR54
MR53
MR52
MR51
MR50
MR57 – MR54
COLOR OUTPUT SWAP
SYNC ON PrPb
MR50
ZERO MUST
BE WRITTEN
TO THESE BITS
MR53
0
1
DAC B = PR
DAC C = R
MR52
0 DISABLE
1 ENABLE
RESERVED FOR
REVISION CODE
RGB MODE
MR51
0 DISABLE
1 ENABLE
Figure 56. Mode Register 5
REV. A
–29 –
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-ADV7401EBZ | BOARD EVALUATION FOR ADV7401 |
| EVAL-ADV7403EBZ | BOARD EVALUATION FOR ADV7403 |
| EVAL-ADV7510P-ABZ | BOARD EVAL FOR ADV7510 |
| EVAL-ADV7800EB1Z | BOARD EVAL EXTERNAL DDR SD MEM |
| EVAL-ADV7802EB1Z | BOARD EVAL EXTERNAL DDR SD MEM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADV7197EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADV7280MEBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT |
| EVAL-ADV7281MAEBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT |
| EVAL-ADV7281MEBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs |
| EVAL-ADV7282MEBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs and Deinterlacer |
发布紧急采购，3分钟左右您将得到回复。