参数资料
| 型号： | FS6377-01IG-XTP |
| 厂商： | ON Semiconductor |
| 文件页数： | 10/24页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN PLL PROG 16SOIC |
| 标准包装： | 3,000 |
| 类型： | PLL 时钟发生器 |
| PLL： | 是 |
| 输入： | 晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:4 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 230MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
FS6377
Table 13: AC Timing Specifications
Parameter
Symbol
Conditions/Descriptions
Clock
(MHz)
Min.
Typ.
Max.
Units
Overall
Output frequency*
fO
VDD = 5.5V
VDD = 3.6V
0.8
150
100
MHz
VCO frequency*
fVCO
VDD = 5.5V
VDD = 3.6V
40
230
170
MHz
VCO gain*
AVCO
400
MHz/V
Loop filter time constant*
LFTC bit = 0
LFTC bit = 1
7
20
s
Rise time*
tr
VO = 0.5V to 4.5V; CL = 15pF
VO = 0.3V to 3.0V; CL = 15pF
1.9
1.6
ns
Fall time*
tr
VO = 4.5V to 0.5V; CL = 15pF
VO = 3.0V to 0.3V; CL = 15pF
1.8
1.5
ns
Tristate enable delay*
tPZL, tPZH
1
8
ns
Tristate disable delay*
tPZL, tPZH
1
8
ns
Clock stabilization time*
tSTB
Output active from power-up, via PD pin
After last register is written
100
1
s
ms
Divider Modulus
Feedback divider
NF
See Table 2
8
2047
Reference divider
NR
1
255
Post divider
NP
See Table 8
1
50
Clock Outputs (PLL A clock via CLK_A pin) Approximate
Duty cycle*
Ratio of pulse width (as measured from rising edge
to next falling edge at 2.5V) to one clock period
100
45
55
%
Jitter, long term (
σy(τ))*
tj(LT)
On rising edges 500s apart at 2.5V relative to an
ideal clock, CL = 15pF, fXIN = 14.318MHz, NF= 220,
NR = 63, NPX = 50, no other PLLs active
On rising edges 500s apart at 2.5V relative to an
ideal clock, CL = 15pF, fXIN = 14.318MHz, NF= 220,
NR = 63, NPX = 50, all other PLLs active (B = 60MHz,
C = 40MHz, D = 14.318MHz)
100
50
45
165
ps
Jitter, period (peak-peak)*
tj(ΔP)
From rising edge to the next rising edge at 2.5V,
CL = 15pF, fXIN = 14.318MHz, NF= 220, NR = 63,
NPX = 50, no other PLLs active
From rising edge to the next rising edge at 2.5V,
CL = 15pF, fXIN = 14.318MHz, NF= 220, NR = 63,
NPX = 50, all other PLLs active (B = 60MHz,
C = 40MHz, D = 14.318MHz)
100
50
110
390
ps
Clock Outputs (PLL B clock via CLK_B pin) Approximate
Duty cycle*
Ratio of pulse width (as measured from rising edge
to next falling edge at 2.5V) to one clock period
100
45
55
%
Jitter, long term (
σy(τ))*
tj(LT)
On rising edges 500s apart at 2.5V relative to an
ideal clock, CL = 15pF, fXIN = 14.318MHz, NF= 220,
NR = 63, NPX = 50, no other PLLs active
On rising edges 500s apart at 2.5V relative to an
ideal clock, CL = 15pF, fXIN = 14.318MHz, NF= 220,
NR = 63, NPX = 50, all other PLLs active (A = 50MHz,
C = 40MHz, D = 14.318MHz)
100
60
45
75
ps
Jitter, period (peak-peak)*
tj(ΔP)
From rising edge to the next rising edge at 2.5V,
CL = 15pF, fXIN = 14.318MHz, NF= 220, NR = 63,
NPX = 50, no other PLLs active
From rising edge to the next rising edge at 2.5V,
CL = 15pF, fXIN = 14.318MHz, NF= 220, NR = 63,
NPX = 50, all other PLLs active (A = 50MHz,
C = 40MHz, D = 14.318MHz)
100
60
120
400
ps
Rev. 4 | Page 18 of 24 | www.onsemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| FS7145-02G-XTD | IC CLOCK GEN PLL PROG 16SSOP |
| FSA221UMX | IC SWITCH AUD USB DPDT 10-MLP |
| FSA8008AUMX | IC CONFIG SW/AUD JACK DET 10UMLP |
| FSA8008UMX | IC AUDIO JACK DETECTOR/SW 10UMLP |
| FSA8009UMX | IC AUDIO JACK DETECTOR/SW 10UMLP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FS-662 | 功能描述:模块化系统 - SOM A9M2440 Module 32MB 10Mbps Ethernet RoHS:否 制造商:Digi International 外观尺寸:ConnectCore 9P 处理器类型:ARM926EJ-S 频率:150 MHz 存储容量:8 MB, 16 MB 存储类型:NOR Flash, SDRAM 接口类型:I2C, SPI, UART 工作电源电压:3.3 V 最大工作温度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in |
| FS6713-20-07 | 制造商:Schaffner 功能描述: |
| FS6BNCU | 制造商:Belden Inc 功能描述:BNC CONNECTOR UNIVERSAL |
| FS6BNCU-R | 制造商:Belden Inc 功能描述:RF/COAX BNC PLUG STR CRIMP 75 OHM G |
| FS6BNCUS | 制造商:ICM CORP 功能描述:BNC Connector Nickel 6 Universal Splice |
发布紧急采购，3分钟左右您将得到回复。