- 您现在的位置：买卖IC网 > PDF目录223858 > GMZAN3T (Electronic Theatre Controls, Inc.) XGA ALALOG INTERFACE LCD MONITOR CONTROLLER PDF资料下载
参数资料
| 型号： | GMZAN3T |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | XGA ALALOG INTERFACE LCD MONITOR CONTROLLER |
| 中文描述： | ALALOG的XGA液晶显示器接口控制器 |
| 文件页数： | 44/53页 |
| 文件大小： | 556K |
| 代理商： | GMZAN3T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
gmZAN3 Preliminary Data Sheet
C0523-DAT-01G
49
July 2003
Ge nes i s Microc hip Confid e n tia l
http:// w ww . g enesis-mic r ochip.com
5.2 Preliminary AC Characteristics
The following targeted specifications have been derived by simulation.
All timing is measured to a 1.5V logic-switching threshold. The minimum and maximum operating
conditions used were: TDIE = 0 to 125° C, Vdd = 1.71 to 1.89V, Process = best to worst, CL = 16pF for all outputs.
Table 24.
Maximum Speed of Operation
Clock Domain
Max Speed of Operation
Main Input Clock (TCLK)
24MHz (14.3MHz recommended)
ADC Clock (ACLK)
100MHz
HCLK Host Interface Clock (6-wire protocol)
5MHz
Reference Clock (RCLK)
240MHz (220MHz recommended)
Display Clock (DCLK)
90MHz
Table 25.
Display Timing and DCLK Adjustments
DP_TIMING ->
Tap 0 (default)
Tap 1
Tap 2
Tap 3
Min
(ns)
Max
(ns)
Min
(ns)
Max
(ns)
Min
(ns)
Max
(ns)
Min
(ns)
Max
(ns)
Propagation delay from DCLK to DA*/DB*
1.0
4.5
0.5
3.5
-0.5
2.5
-1.5
1.5
Propagation delay from DCLK to DHS
1.0
4.5
0.5
3.5
-0.5
2.5
-1.5
1.5
Propagation delay from DCLK to DVS
0.5
4.5
0.0
3.5
-1.0
2.5
-2.0
1.5
Propagation delay from DCLK to DEN
1.0
4.5
0.5
3.5
-0.5
2.5
-1.5
1.5
Note: DCLK Clock Adjustments are the amount of additional delay that can be inserted in the DCLK path, in order to reduce the
propagation delay between DCLK and its related signals.
Table 26.
2-Wire Host Interface Port Timing
Parameter
Symbol
MIN
TYP
MAX
Units
SCL HIGH time
TSHI
1.25
us
SCL LOW time
TSLO
1.25
us
SDA to SCL Setup
TSDIS
30
ns
SDA from SCL Hold
TSDIH
20
ns
Propagation delay from SCL to SDA
TSDO3
10
150
ns
Note: The above table assumes OCM_CLK = R_CLK / 2 = 100 MHz (default) (ie 10ns / clock)
相关PDF资料 |
PDF描述 |
|---|---|
| GMZJ12CT/R | 12.05 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ12C | 12.05 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ13B | 12.88 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ13C | 13.33 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ15AT/R | 13.79 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GMZJ | 制造商:RECTRON 制造商全称:Rectron Semiconductor 功能描述:Micro MELF ZENER DIODE 2.5% 500mW |
| GMZJ10 | 制造商:RECTRON 制造商全称:Rectron Semiconductor 功能描述:Micro MELF ZENER DIODE 2.5% 500mW |
| GMZJ10A _R1 _10001 | 制造商:PanJit Touch Screens 功能描述: |
| GMZJ10A_ R2 _10001 | 制造商:PanJit Touch Screens 功能描述: |
| GMZJ10B _R1 _10001 | 制造商:PanJit Touch Screens 功能描述: |
发布紧急采购，3分钟左右您将得到回复。