- 您现在的位置：买卖IC网 > PDF目录223858 > GMZAN3T (Electronic Theatre Controls, Inc.) XGA ALALOG INTERFACE LCD MONITOR CONTROLLER PDF资料下载
参数资料
| 型号： | GMZAN3T |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | XGA ALALOG INTERFACE LCD MONITOR CONTROLLER |
| 中文描述： | ALALOG的XGA液晶显示器接口控制器 |
| 文件页数： | 6/53页 |
| 文件大小： | 556K |
| 代理商： | GMZAN3T |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
gmZAN3 Preliminary Data Sheet
C0523-DAT-01G
14
July 2003
Ge nes i s Microc hip Confid e n tia l
http:// w ww . g enesis-mic r ochip.com
Table 4.
System Interface and GPIO Signals (gmZAN3L)
Pin Name
No
I/O
Description
RESETn
1
IO
Active-low hardware reset signal. The reset signal is held low for at least 150ms on the
chip power up. It has an internal 60Kl pull-up resistor which can be used for re-setting
other system devices. See section 4.2
[Bi-directional (open drain), 5V-tolerant]
RESET_OUT
2
O
Active-high hardware reset signal. The reset signal is held high for at least 150ms on the
chip power up. It can be used for re-setting other system devices[Output, 5V-tolerant]
GPIO0/PWM0
80
IO
General-purpose input/output signal or PWM0. Open drain option via register setting.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO1/PWM1
79
IO
General-purpose input/output signal or PWM1. Open drain option via register setting.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO2
78
IO
General-purpose input/output signal. Open drain option via register setting.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO3/IRQn
116
IO
General-purpose input/output signal. This is also active-low interrupt input external micro-
controller.
[Bi-directional, Active low open drain, 5V-tolerant]
GPIO4/MEM_REG
117
IO-PD
General-purpose input/output signal. Open drain option via register setting. For 8-bit A/D
host interface, this selects between OSD memory (high) and register access (low).
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant, internal 60K pull-
down]
GPIO5/AD7
121
IO
General-purpose input/output signal or Adddress/data[7] for 8-bit A/D host interface. Open
drain option via register setting.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO6/AD6
122
IO
General-purpose input/output signal or Adddress/data[6] for 8-bit A/D host interface.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPIO7/AD5
123
IO
General-purpose input/output signal or Adddress/data[5] for 8-bit A/D host interface.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
GPO8
60
O
General-purpose output signal.
GPO9
63
O
General-purpose output signal.
GPO10
52
O
General-purpose output.
GPO11
53
O
General-purpose output signal.
GPO12
40
O
General-purpose output signal.
GPO13
43
O
General-purpose output signal.
HDATA0/ADO/HP0
HDATA1/AD1/HP1
128
127
IO-PD
Host data for 6-wire serial protocol.
For 8-bit A/D host interface determines AD0 and AD1 bit.
Note: See Table 19, Boostrap Signals
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant, internal 60K pull-
down]
HDATA2/AD2/OSC_SEL
126
IO-PD
If using 6-wire protocol the HDATA[2] determines bit 2 of the host data. For 8-bit A/D host
interface determines AD2 bit.
Note: See Table 19, Boostrap Signals
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant, internal 60K pull-
down]
HDATA3/AD3
125
IO-PD
If using 6-wire protocol the HDATA[3] determines the upper AD3 bits of the host data. For
8-bit A/D host interface determines address/data bit.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant, internal 60K pull-
down]
HFS/AD4
124
IO
Host Frame Sync. Frames the packet on the serial channel 6-wire interface. For 8-bit A/D host
interface determines AD4 bit.
[Bi-directional, Schmitt trigger (400mV typical hysteresis), slew rate limited, 5V-tolerant]
HCLK/ALE
118
I
Clock signal input for the 6-wire interface and 2-wire modes.
For 8-bit A/D host interface it becomes the Address Latch Enable.
[Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant]
WRn
119
I-PU
For 8-bit A/D host interface write strobe input. Internal 60K pull-up.
RDn
120
I-PU
For 8-bit A/D host interface read strobe input. Internal 60K pull-up.
相关PDF资料 |
PDF描述 |
|---|---|
| GMZJ12CT/R | 12.05 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ12C | 12.05 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ13B | 12.88 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ13C | 13.33 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
| GMZJ15AT/R | 13.79 V, 0.5 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GMZJ | 制造商:RECTRON 制造商全称:Rectron Semiconductor 功能描述:Micro MELF ZENER DIODE 2.5% 500mW |
| GMZJ10 | 制造商:RECTRON 制造商全称:Rectron Semiconductor 功能描述:Micro MELF ZENER DIODE 2.5% 500mW |
| GMZJ10A _R1 _10001 | 制造商:PanJit Touch Screens 功能描述: |
| GMZJ10A_ R2 _10001 | 制造商:PanJit Touch Screens 功能描述: |
| GMZJ10B _R1 _10001 | 制造商:PanJit Touch Screens 功能描述: |
发布紧急采购，3分钟左右您将得到回复。