- 您现在的位置：买卖IC网 > PDF目录299161 > GS8324Z36B-150IT (GSI TECHNOLOGY) 1M X 36 ZBT SRAM, 10 ns, PBGA119 PDF资料下载
参数资料
| 型号： | GS8324Z36B-150IT |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 1M X 36 ZBT SRAM, 10 ns, PBGA119 |
| 封装： | 14 X 22 MM, 1.27 MM PITCH, BGA-119 |
| 文件页数： | 30/46页 |
| 文件大小： | 1157K |
| 代理商： | GS8324Z36B-150IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
Rev: 1.00 10/2001
36/46
2001, Giga Semiconductor, Inc.
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Preliminary
GS8324Z18(B/C)/GS8324Z36(B/C)/GS8324Z72(C)
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when
the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices
in the scan path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruc-
tion Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan
Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the
Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it
is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although
allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be
stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be
paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-
DR state then places the boundary scan register between the TDI and TDO pins.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s.
Select DR
Capture DR
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
Select IR
Capture IR
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
Test Logic Reset
Run Test Idle
0
1
0
1
0
1
0
1
0
1
0
1
0
1
相关PDF资料 |
PDF描述 |
|---|---|
| GS8324Z36GB-250IT | 1M X 36 ZBT SRAM, 6 ns, PBGA119 |
| GS8324Z72GC-133IT | 512K X 72 ZBT SRAM, 10 ns, PBGA209 |
| GS840E18GB-100T | 256K X 18 CACHE SRAM, 12 ns, PBGA119 |
| GS840E18GB-180 | 256K X 18 CACHE SRAM, 8 ns, PBGA119 |
| GS8641E18F-200IT | 4M X 18 CACHE SRAM, 7.5 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8324Z36B-200I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays |
| GS8324Z72C200 | 制造商:G.S.I. 功能描述: |
| GS8342D06BD-350 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D06BD-500 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D06BD-550 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。