- 您现在的位置：买卖IC网 > PDF目录223866 > GS841Z36CGT-166IT (GSI TECHNOLOGY) 128K X 36 ZBT SRAM, 7 ns, PQFP100 PDF资料下载
参数资料
| 型号： | GS841Z36CGT-166IT |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 128K X 36 ZBT SRAM, 7 ns, PQFP100 |
| 封装： | ROHS COMPLIANT, TQFP-100 |
| 文件页数： | 16/28页 |
| 文件大小： | 250K |
| 代理商： | GS841Z36CGT-166IT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
GS841Z18CGT/GS841Z36CGT
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 8/2011
23/28
2011, GSI Technology
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
Forces all RAM output drivers to High-Z.
1
RFU
011
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
SAMPLE/
PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
GSI
101
GSI private instruction.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.
相关PDF资料 |
PDF描述 |
|---|---|
| GS842Z18CB-250T | 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 |
| GS8641ZV18GE-200 | 4M X 18 ZBT SRAM, 7.5 ns, PBGA165 |
| GS8644Z18GE-225T | 4M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| GS8662QT10BD-200I | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| GS8662QT10BGD-250T | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS841Z36CGT-200 | 制造商:GSI Technology 功能描述:100 TQFP - Bulk |
| GS842Z18AB | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z18AB-100 | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z18AB-100I | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z18AB-150 | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
发布紧急采购，3分钟左右您将得到回复。