- 您现在的位置：买卖IC网 > PDF目录223866 > GS842Z18CB-250T (GSI TECHNOLOGY) 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 PDF资料下载
参数资料
| 型号： | GS842Z18CB-250T |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 |
| 封装： | FPBGA-119 |
| 文件页数： | 1/29页 |
| 文件大小： | 248K |
| 代理商： | GS842Z18CB-250T |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
GS842Z18CB/GS842Z36CB
4Mb Pipelined and Flow Through
Synchronous NBT SRAMs
250 MHz–100 MHz
3.3 V VDD
2.5 V and 3.3 V VDDQ
119-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.01 8/2011
1/29
2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
256K x 18 and 128K x 36 configurations
User configurable Pipeline and Flow Through mode
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization
Fully pin compatible with both pipelined and flow through
NtRAM, NoBL and ZBT SRAMs
Pin-compatible with 2Mb, 9Mb, and 18Mb devices
3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
LBO pin for Linear or Interleave Burst mode
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
Clock Control, registered address, data, and control
ZZ Pin for automatic power-down
JEDEC-standard 119-bump BGA package
RoHS-compliant package available
Functional Description
The GS842Z18/36CB is a 4Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS842Z18/36CB may be configured by the user to operate
in Pipeline or Flow Through mode. Operating as a pipelined
synchronous device, in addition to the rising-edge-triggered
registers that capture input signals, the device incorporates a
rising-edge-triggered output register. For read cycles, pipelined
SRAM output data is temporarily stored by the edge triggered
output register during the access cycle and then released to the
output drivers at the next rising edge of clock.
The GS842Z18/36CB is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 119-bump BGA package.
Parameter Synopsis
–250
–200
–166
–150
–100
Pipeline
3-1-1-1
tCycle
tKQ
IDD
4.0 ns
2.5 ns
TBD
5.5 ns
3.0 ns
TBD
6.0 ns
3.5 ns
TBD
6.7 ns
3.8 ns
TBD
10 ns
4.5 ns
TBD
Flow
Through
2-1-1-1
tKQ
tCycle
IDD
5.5 ns
TBD
6.5 ns
TBD
7.0 ns
TBD
7.5 ns
TBD
12 ns
TBD
相关PDF资料 |
PDF描述 |
|---|---|
| GS8641ZV18GE-200 | 4M X 18 ZBT SRAM, 7.5 ns, PBGA165 |
| GS8644Z18GE-225T | 4M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| GS8662QT10BD-200I | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| GS8662QT10BGD-250T | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| GS8662T06BD-350I | 8M X 8 DDR SRAM, 0.45 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS842Z18CGB-100 | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS842Z36AB-100 | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z36AB-100I | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z36AB-150 | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z36AB-150I | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
发布紧急采购，3分钟左右您将得到回复。