- 您现在的位置：买卖IC网 > PDF目录223866 > GS842Z18CB-250T (GSI TECHNOLOGY) 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 PDF资料下载
参数资料
| 型号： | GS842Z18CB-250T |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 |
| 封装： | FPBGA-119 |
| 文件页数： | 3/29页 |
| 文件大小： | 248K |
| 代理商： | GS842Z18CB-250T |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
GS842Z18CB/GS842Z36CB
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.01 8/2011
11/29
2011, GSI Technology
Burst Counter Sequences
BPR 1999.05.18
8
Sleep Mode
During normal operation, ZZ must be pulled low, either by the user or by its internal pull-down resistor. When ZZ is pulled high,
the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to
low, the SRAM operates normally after 2 cycles of wake up time.
Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of
Sleep Mode is dictated by the length of time the ZZ is in a high state. After entering Sleep mode, all inputs except ZZ become
disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode.
When the ZZ pin is driven high, ISB2 is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending
operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated
until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands
may be applied while the SRAM is recovering from Sleep mode.
Sleep Mode Timing Diagram
Designing for Compatibility
The GSI NBT SRAMs offer users a configurable selection between Flow Through mode and Pipeline mode via the FT signal
found on Bump R5. Not all vendors offer this option, however, most mark Bump R5 as VDD or VDDQ on pipelined parts and VSS
on flow through parts. GSI NBT SRAMs are fully compatible with these sockets.
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
tZZR
tZZH
tZZS
tKL
tKH
tKC
CK
ZZ
相关PDF资料 |
PDF描述 |
|---|---|
| GS8641ZV18GE-200 | 4M X 18 ZBT SRAM, 7.5 ns, PBGA165 |
| GS8644Z18GE-225T | 4M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| GS8662QT10BD-200I | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| GS8662QT10BGD-250T | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| GS8662T06BD-350I | 8M X 8 DDR SRAM, 0.45 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS842Z18CGB-100 | 制造商:GSI Technology 功能描述:119 BGA - Bulk |
| GS842Z36AB-100 | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z36AB-100I | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z36AB-150 | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS842Z36AB-150I | 制造商:GSI 制造商全称:GSI Technology 功能描述:4Mb Pipelined and Flow Through Synchronous NBT SRAMs |
发布紧急采购，3分钟左右您将得到回复。