参数资料
| 型号： | HIP6503CBZ |
| 厂商： | Intersil |
| 文件页数： | 1/14页 |
| 文件大小： | 0K |
| 描述： | IC ACPI MULTI POWER CTRLR 20SOIC |
| 标准包装： | 380 |
| 应用： | 处理器 |
| 电流 - 电源： | 30mA |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 管件 |
?
HIP6503
Data Sheet
July 21, 2005
FN4882.5
Multiple Linear Power Controller with
ACPI Control Interface
The HIP6503 complements either an HIP6020 or an
HIP6021 in ACPI-compliant designs for microprocessor and
computer applications. The IC integrates four linear
controllers/regulators, switching, monitoring and control
functions into a 20 pin SOIC package. One linear controller
generates the 3.3V DUAL /3.3V SB voltage plane from the ATX
supply’s 5VSB output, powering the south bridge and the
PCI slots through an external pass transistor during sleep
states (S3, S4/S5). A second transistor is used to switch in
the ATX 3.3V output for operation during S0 and S1/S2
(active) operating states. A linear controllers/regulator
supplies at choice either of 2.5V or 3.3V memory power
through external pass transistors (switch for 3.3V setting) in
active states. During sleep states, integrated pass
transistors supply the sleep power. Another controller
powers up the 5V DUAL plane by switching in the ATX 5V
output in active states, and the ATX 5VSB in sleep states.
Two internal regulators output both a dedicated, noise-free
2.5V clock chip supply, as well as a 1.8V ICH2 resume well
Features
? Provides 5 ACPI-Controlled Voltages
- 5V DUAL USB/Keyboard/Mouse
- 3.3V DUAL /3.3V SB PCI/Auxiliary/LAN
- 2.5V MEM RDRAM or 3.3V MEM SDRAM
- 2.5V CLK Clock/Processor Terminations
- 1.8V SB ICH2 Resume Well
? Excellent Output Voltage Regulation
- All Outputs: ± 2.0% Over Temperature (as applicable)
? Small Size; Very Low External Component Count
? RDRAM/SDRAM/DDRAM Memory Support
? Undervoltage Monitoring of All Outputs with Centralized
FAULT Reporting and Temperature Shutdown
? Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
? ACPI-Compliant Power Regulation for Motherboards
Ordering Information
voltage. The HIP6503’s operating mode (active outputs or
TEMP.
PKG.
sleep outputs) is selectable through two digital control pins,
PART NUMBER
RANGE (°C)
PACKAGE
DWG. #
S3 and S5. Enabling sleep state support on the 5V DUAL
output is offered through the EN5VDL pin. In active state, the
3.3V DUAL /3.3V SB and 2.5V MEM /3.3V MEM linear regulators
use external N-channel pass MOSFETs to connect the
outputs directly to the 3.3V input supplied by an ATX power
HIP6503CB 0 to 70 20 Ld SOIC M20.3
HIP6503CBZ (Note) 0 to 70 20 Ld SOIC (Pb-free) M20.3
HIP6503CBZ-T (Note) 20 Ld SOIC Tape and Reel M20.3
(Pb-free)
supply, for minimal losses. In sleep state, power delivery on
HIP6503EVAL1
Evaluation Board
both outputs is transferred to NPN transistors. Active state
regulation on the 2.5V MEM output is performed through an
external NPN transistor. The 5V DUAL output is powered
through two external MOS transistors. In sleep states, a
PMOS (or PNP) transistor conducts the current from the ATX
5VSB output; while in active state, current flow is transferred
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100% matte
tin plate termination finish, which are RoHS compliant and compatible with
both SnPb and Pb-free soldering operations. Intersil Pb-free products are
MSL classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J STD-020.
to an NMOS transistor connected to the ATX 5V output. The
operation of t he 5V DUAL output is dictated not only by the
status of the S3 and S5 pins, but that of the EN5VDL pin as
well. The 3.3V DUAL /3.3V SB and 1.8V SB outputs are active
for as long as the ATX 5VSB voltage is applied to the chip.
The 2.5V CLK output is only active during S0 and S1/S2, and
uses the 3V3 pin as input source for its internal pass
element.
Pinout
5VSB 1
1V8IN 2
1V8SB 3
3V3DLSB 4
3V3DL 5
VCLK 6
3V3 7
HIP6503
(SOIC)
TOP VIEW
20 VSEN2
19 DRV2
18 5V
17 12V
16 SS
15 5VDL
14 5VDLSB
EN5VDL
S3
8
9
13 DLA
12 FAULT/MSEL
S5 10
11 GND
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright ? Intersil Americas Inc. 2001, 2005. All Rights Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| HM-H088FR1-8CP1-TG30L | CONN HEADER HSHM 88POS 8ROW STR |
| HM-H110A1-5CP1-TG50 | CONN HEADER HM 110POS 5ROW STR |
| HM-H176DPWR1-8CP2-TG30L | CONN HEADER HM 176POS 8ROW STR |
| HM-H200DE1-8CP1-TG30 | CONN HEADER HM 200POS 8ROW GOLD |
| HM-H250E2-8BS1-TR40B | CONN HEADER HM 200POS 8ROW GOLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HIP6503CBZ-T | 功能描述:PMIC 解决方案 W/ANNEAL ACPI PWR MG T CIRCUIT 20LD RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| HIP6503CR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| HIP6503EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiple Linear Power Controller with ACPI Control Interface |
| HIP6521 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PWM and Triple Linear Power Controller |
| HIP6521_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PWM and Triple Linear Power Controller |
发布紧急采购，3分钟左右您将得到回复。