参数资料
| 型号： | HW-SPAR3-SK-UNI-G |
| 厂商： | Xilinx Inc |
| 文件页数： | 39/64页 |
| 文件大小： | 0K |
| 描述： | KIT STARTER SPARTAN-3 |
| 产品变化通告： | Adapter Replacement 23/May/2008 Development Systems Discontinuation 22/Jun/2009 |
| 标准包装： | 1 |
| 系列： | Spartan-3 |
| 类型： | FPGA 配置 |
| 适用于相关产品： | Spartan-3 |
| 所含物品： | 面板、缆线、软件、数据表和用户手册 |
| 其它名称： | 122-1521 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
“Flash Read” Option
Spartan-3 FPGA
Platform Flash
JP1
R
M0
M1
M2
DIN/D0
INIT_B
DONE
D0
OE/RESET
CE
Default
J8
CCLK
CLK
USER I/O
RCLK
UG130_c10_01_060704
Figure 10-1: Default Platform Flash Option
“Flash Read” Option
The Spartan-3 Starter Kit Board includes a 2Mbit Platform Flash configuration PROM. The
XC3S200 FPGA on the board only requires slightly less than 1Mbit for configuration data.
The remainder of the Platform Flash is available to store other non-volatile data, such as
revision codes, serial numbers, coefficients, an Ethernet MAC ID, or code for an embedded
processor, such as MicroBlaze, within the FPGA.
To allow the FPGA to read from Platform Flash after configuration, the JP1 jumper must be
properly positioned, as shown in Figure 10-2 . When the jumper is in this position, the
Platform Flash is always enabled. After FPGA configuration completes, the FPGA
application drives the INIT_B pin High, FPGA pin N9. Consequently, the Platform Flash
data pointer is not reset and points to the additional data following the FPGA
configuration data. To read any subsequent data, the FPGA application generates
additional clock pulses on the RCLK signal from FPGA pin A14. After configuration, the
FPGA’s CCLK output is three-stated with a pull-up resistor to V CCAUX (2.5V). The
Platform Flash presents serial data on the FPGA’s DIN pin, pin M11.
Spartan-3 FPGA
Platform Flash
JP1
M0
M1
M2
DIN/D0
INIT_B
DONE
(M11)
(N9)
D0
OE/RESET
CE
Flash Read
J8
CCLK
USER I/O
(A14)
RCLK
CLK
(xx) = FPGA pin number
UG130_c10_02_060404
Figure 10-2:
Read Additional Data from Platform Flash by Setting the JP1 Jumper
The resistor between the CCLK output and FPGA pin A14 prevents any accidental
conflicts between the two signals.
Spartan-3 FPGA Starter Kit Board User Guide
UG130 (v1.2) June 20, 2008
39
相关PDF资料 |
PDF描述 |
|---|---|
| HW-SPAR3E-DISP-DK-UNI-G | KIT DEV SPARTAN3E DISPLAY |
| HW-SPAR3E-SK-UK-G | KIT STARTER SPARTAN-3E |
| HW-USB-II-G | PLATFORM CABLE USB II |
| HW-USBN-2A | ACCY USB DOWNLOAD CABLE STD SPD |
| HW-V4-ML401-USA | EVALUATION PLATFORM VIRTEX-4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HW-T126 | 制造商:IDEC Corporation 功能描述:120V/6V Xfrmr w/G Trmnls |
| HW-T246 | 制造商:IDEC CORPORATION 功能描述:240V/6V Xfrmr w/G Trmnls |
| HWT9/17 | 制造商:Talco Tool Storage 功能描述:9 TRAY CANTILEVER TOOLBOX |
| HW-USB-1A | 功能描述:程序设计器配件 ispDOWNLOAD Cable - USB CONNECTION RoHS:否 制造商:Lattice 产品:ispDOWNLOAD Cables 用于:In-system Programming |
| HW-USB-2A | 功能描述:程序设计器配件 ispDOWNLOAD Cable USB Connection RoHS:否 制造商:Lattice 产品:ispDOWNLOAD Cables 用于:In-system Programming |
发布紧急采购，3分钟左右您将得到回复。