- 您现在的位置：买卖IC网 > PDF目录175496 > HY27UG084GDM-TPIS (HYNIX SEMICONDUCTOR INC) 512M X 8 FLASH 3.3V PROM, 30 ns, PDSO48 PDF资料下载
参数资料
| 型号： | HY27UG084GDM-TPIS |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | PROM |
| 英文描述： | 512M X 8 FLASH 3.3V PROM, 30 ns, PDSO48 |
| 封装： | 12 X 20 MM, 1.20 MM HEIGHT, LEAD FREE, TSOP1-48 |
| 文件页数： | 4/53页 |
| 文件大小： | 438K |
| 代理商： | HY27UG084GDM-TPIS |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页
Rev 0.5 / Oct. 2005
12
Preliminary
HY27UG(08/16)4G(2/D)M Series
4Gbit (512Mx8bit / 256Mx16bit) NAND Flash
3. DEVICE OPERATION
3.1 Page Read.
Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing 00h and 30h
to the command register along with five address cycles. In two consecutive read operations, the second one doesn’t’
need 00h command, which five address cycles and 30h command initiates that operation. Two types of operations are
available : random read, serial page read. The random read mode is enabled when the page address is changed. The
2112 bytes (X8 device) or 1056 words (x16 device) of data within the selected page are transferred to the data regis-
ters in less than 30us(tR). The system controller may detect the completion of this data transfer (tR) by analyzing the
output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 50ns cycle time
by sequentially pulsing RE#. The repetitive high to low transitions of the RE# clock make the device output the data
starting from the selected column address up to the last column address.
The device may output random data in a page instead of the consecutive sequential data by writing random data out-
put command.
The column address of next data, which is going to be out, may be changed to the address which follows random data
output command.
Random data output can be operated multiple times regardless of how many times it is done in a page.
3.2 Page Program.
The device is programmed basically by page, but it does allow multiple partial page programming of a word or consec-
utive bytes up to 2112 bytes (X8 device) or 1056 words (X16device), in a single page program cycle. The number of
consecutive partial page programming operation within the same page without an intervening erase operation must
not exceed 4 times for main array (X8 device:1time/512byte, X16 device:1time/256words) and 4 times for spare array
(X8 device:1time/16byte, X16 device:1time/256words).
The addressing should be done in sequential order in a block 1. A page program cycle consists of a serial data
loading period in which up to 2112bytes (X8 device) or 1056words (X16 device)of data may be loaded into the data
register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate
cell.
The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the five cycle
address inputs and then serial data. The words other than those to be programmed do not need to be loaded. The
device supports random data input in a page. The column address of next data, which will be entered, may be
changed to the address which follows random data input command (85h). Random data input may be operated multi-
ple times regardless of how many times it is done in a page.
The Page Program confirm command (10h) initiates the programming process. Writing 10h alone without previously
entering the serial data will not initiate the programming process. The internal write state controller automatically exe-
cutes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other
tasks. Once the program process starts, the Read Status Register command may be entered to read the status register.
The system controller can detect the completion of a program cycle by monitoring the RB# output, or the Status bit (I/
O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in
progress. When the Page Program is complete, the Write Status Bit (I/O 0) may be checked. The internal write verify
detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Sta-
tus command mode until another valid command is written to the command register. Figure 13 details the sequence.
相关PDF资料 |
PDF描述 |
|---|---|
| HY29F040AC-55E | 512K X 8 FLASH 5V PROM, 55 ns, PQCC32 |
| HY5116160CTC-70 | 1M X 16 FAST PAGE DRAM, 70 ns, PDSO44 |
| HY5116404BSLR-60 | 4M X 4 EDO DRAM, 60 ns, PDSO24 |
| HY5117400BLJ-70 | 4M X 4 FAST PAGE DRAM, 70 ns, PDSO |
| HY51V16160BRC-70 | 1M X 16 FAST PAGE DRAM, 70 ns, PDSO44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY27UG088G5B | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:8Gb NAND FLASH |
| HY27UG088G5M | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:8Gbit (1Gx8bit) NAND Flash |
| HY27UG088G5M-T(P) | 制造商:SK Hynix Inc 功能描述: |
| HY27UG088GDB | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:8Gb NAND FLASH |
| HY27UG088GDM | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:8Gbit (1Gx8bit) NAND Flash |
发布紧急采购，3分钟左右您将得到回复。