参数资料
型号: HY5PS1G421M-E3
厂商: HYNIX SEMICONDUCTOR INC
元件分类: DRAM
英文描述: 1Gb DDR2 SDRAM(DDP)
中文描述: 256M X 4 DDR DRAM, 0.6 ns, PBGA63
封装: FBGA-63
文件页数: 76/79页
文件大小: 1109K
代理商: HY5PS1G421M-E3
Rev. 0.2 / Oct. 2005
76
1
HY5PS12421(L)M
HY5PS12821(L)M
VREF. In differential mode, these timing relationships are measured relative to the crosspoint of DQS and
its complement, DQS. This distinction in timing methods is guaranteed by design and characterization.
Note that when differential data strobe mode is disabled via the EMRS, the complementary pin, DQS, must
be tied externally to VSS through a 20 ohm to 10 K ohm resistor to insure proper operation.
5. AC timings are for linear signal transitions. See System Derating for other signal transitions.
6. These parameters guarantee device behavior, but they are not necessarily tested on each device. They
may be guaranteed by device design or tester correlation.
7. All voltages referenced to VSS.
8. Tests for AC timing, IDD, and electrical (AC and DC) characteristics, may be conducted at nominal refer-
ence/supply voltage levels, but the related specifications and device operation are guaranteed for the full
voltage range specified.
t
DS
t
DS
t
DH
t
WPRE
t
WPST
t
DQSH
t
DQSL
DQS
DQS
D
DMin
DQS/
DQS
DQ
DM
t
DH
Figure -- Data input (write) timing
DMin
DMin
DMin
D
D
D
t
CH
t
CL
CK
CK
CK/CK
DQS/DQS
DQ
DQS
DQS
t
RPST
Q
t
RPRE
t
DQSQmax
t
QH
t
QH
t
DQSQmax
Figure -- Data output (read) timing
Q
Q
Q
相关PDF资料
PDF描述
HY5PS1G821LM 1Gb DDR2 SDRAM(DDP)
HY5PS1G821LM-C4 1Gb DDR2 SDRAM(DDP)
HY6264A-15 RES 2.74 KOHM 1.0 % 2010S
HY6264A 8KX8-Bit CMOS SRAM
HY6264A-10 8KX8-Bit CMOS SRAM
相关代理商/技术参数
参数描述
HY5PS1G431AFP 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G431AFP-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G431ALFP 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G431ALFP-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G431CFP 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM