参数资料
型号: HY5PS1G821LM-E3
厂商: HYNIX SEMICONDUCTOR INC
元件分类: DRAM
英文描述: 1Gb DDR2 SDRAM(DDP)
中文描述: 128M X 8 DDR DRAM, 0.6 ns, PBGA63
封装: FBGA-63
文件页数: 53/79页
文件大小: 1109K
代理商: HY5PS1G821LM-E3
Rev. 0.2 / Oct. 2005
53
1
HY5PS12421(L)M
HY5PS12821(L)M
2.10 Asynchronous CKE Low Event
DRAM requires CKE to be maintained “HIGH” for all valid operations as defined in this data sheet. If CKE asyn-
chronously drops “LOW” during any valid operation DRAM is not guaranteed to preserve the contents of array. If
this event occurs, memory controller must satisfy DRAM timing specification tDelay before turning off the clocks.
Stable clocks must exist at the input of DRAM before CKE is raised “HIGH” again. DRAM must be fully re-initial-
ized (steps 4 thru 13) as described in initializaliation sequence. DRAM is ready for normal operation after the ini-
tialization sequence. See AC timing parametric table for tDelay specification
tCK
CK
CK#
tDelay
CKE
CKE asynchronously drops low
Clocks can be turned
off after this point
Stable clocks
相关PDF资料
PDF描述
HY5PS1G821M 1Gb DDR2 SDRAM(DDP)
HY5PS1G821M-C4 1Gb DDR2 SDRAM(DDP)
HY5PS1G821M-E3 1Gb DDR2 SDRAM(DDP)
HY5PS1G421LM 1Gb DDR2 SDRAM(DDP)
HY5PS1G421LM-C4 1Gb DDR2 SDRAM(DDP)
相关代理商/技术参数
参数描述
HY5PS1G821M 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G821M-C4 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G821M-E3 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM(DDP)
HY5PS1G831AFP 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM
HY5PS1G831AFP-C4 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:1Gb DDR2 SDRAM