- 您现在的位置：买卖IC网 > PDF目录67682 > IBM25PPC405GP-3DE266CZ 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA456 PDF资料下载
参数资料
| 型号： | IBM25PPC405GP-3DE266CZ |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA456 |
| 封装： | 27 X 27 MM, ENHANCED, PLASTIC, BGA-456 |
| 文件页数： | 32/60页 |
| 文件大小： | 1480K |
| 代理商： | IBM25PPC405GP-3DE266CZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
PowerPC 405GP Embedded Processor Data Sheet
Page 38 of 60
6/20/03
External Master Peripheral Interface
PerClk
Peripheral clock to be used by an external master and by
synchronous peripheral slaves.
O
5V tolerant
3.3V LVTTL
ExtReset
Peripheral reset to be used by an external master and by
synchronous peripheral slaves.
O
5V tolerant
3.3V LVTTL
HoldReq
Hold Request, used by an external master to request ownership
of the peripheral bus.
I
5V tolerant
3.3V LVTTL
1, 5
HoldAck
Hold Acknowledge, used by the PPC405GP to transfer ownership
of peripheral bus to an external master.
O
5V tolerant
3.3V LVTTL
6
ExtReq
ExtReq is used by an external master to indicate it is prepared to
transfer data.
I
5V tolerant
3.3V LVTTL
1
ExtAck
ExtAck is used by the PPC405GP to indicate a data transfer
cycle.
O
5V tolerant
3.3V LVTTL
6
HoldPri
Used by an external master to indicate the priority of a given
external master tenure.
I
5V tolerant
3.3V LVTTL
1
BusReq
Used when the PPC405GP needs to regain control of peripheral
interface from an external master.
O
5V tolerant
3.3V LVTTL
PerErr
An input used to indicate to the PPC405GP that an external slave
peripheral error occurred.
I
5V tolerant
3.3V LVTTL
1, 5
Internal Peripheral Interface
UARTSerClk
Serial Clock used to provide an alternate clock to the internally
generated serial clock. Used in cases where the allowable
internally generated baud rates are not satisfactory. This input
can be individually connected to either UART.
I
5V tolerant
3.3V LVTTL
1
UART0_Rx
UART0 Serial Data In.
I
5V tolerant
3.3V LVTTL
1
UART0_Tx
UART0 Serial Data Out.
O
5V tolerant
3.3V LVTTL
6
UART0_DCD
UART0 Data Carrier Detect.
I
5V tolerant
3.3V LVTTL
1
UART0_DSR
UART0 Data Set Ready.
I
5V tolerant
3.3V LVTTL
1
UART0_CTS
UART0 Clear To Send.
I
5V tolerant
3.3V LVTTL
1
UART0_DTR
UART0 Data Terminal Ready.
O
5V tolerant
3.3V LVTTL
6
UART0_RTS
UART0 Request To Send.
O
5V tolerant
3.3V LVTTL
6
UART0_RI
UART0 Ring Indicator.
I
5V tolerant
3.3V LVTTL
1
Signal Functional Description (Part 5 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 33 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 33 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 33.
Signal Name
Description
I/O
Type
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC405GP-3BE133C | 32-BIT, 133.33 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GPR-3BA333CZ | 32-BIT, 333 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GPR3DB400Z | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GPR3BB400Z | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456 |
| IBM25PPC405GPR3DB266 | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA456 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25PPC405GP-3EE200C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|413PIN|PLASTIC |
| IBM25PPC405GP3EE200CZ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|413PIN|PLASTIC |
| IBM25PPC405GP-3EE266C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|413PIN|PLASTIC |
| IBM25PPC405GP3EE266CZ | 制造商:IBM 功能描述: |
| IBM25PPC405GPR3BB266 | 制造商:IBM 功能描述: |
发布紧急采购，3分钟左右您将得到回复。