参数资料
型号: ICS1893BKILF
厂商: IDT, Integrated Device Technology Inc
文件页数: 111/133页
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 56-VQFN
标准包装: 260
系列: PHYceiver™
类型: PHY 收发器
规程: MII
电源电压: 3.14 V ~ 3.47 V
安装类型: 表面贴装
封装/外壳: 56-VFQFN 裸露焊盘
供应商设备封装: 56-VFQFP-EP(8x8)
包装: 管件
其它名称: 1893BKILF
800-2354-5
ICS1893BKILF-ND
Chapter 7 Management Register Set
ICS1893BF, Rev. F, 5/13/10
May, 2010
79
ICS1893BF Data Sheet Rev. F - Release
Copyright 2009, IDT, Inc.
All rights reserved.
7.12 Register 17: Quick Poll Detailed Status Register
Table 7-18 lists the bits for the Quick-Poll Detailed Status Register. This register is a 16-bit read-only
register used to provide an STA with detailed status of the ICS1893BF operations. During reset, it is
initialized to pre-defined default values.
Note:
1. For an explanation of acronyms used in Table 7-18, see Chapter 1, “Abbreviations and Acronyms”.
2. Most of this register’s bits are latching high or latching low, which allows the ICS1893BF to capture and
save the occurrence of an event for an STA to read. (For more information on latching high and latching
3. Although some of these status bits are redundant with other management registers, the ICS1893BF
provides this group of bits to minimize the number of Serial Management Cycles required to collect the
status data.
Table 7-18. Quick Poll Detailed Status Register (register 17 [0x11])
Bit
Definition
When Bit = 0
When Bit = 1
Ac-
cess
SF
De-
fault
Hex
17.15 Data rate
10 Mbps
100 Mbps
RO
17.14 Duplex
Half duplex
Full duplex
RO
17.13 Auto-Negotiation
Progress Monitor Bit 2
Reference Decode Table Reference Decode Table
RO
LMX
0
17.12 Auto-Negotiation
Progress Monitor Bit 1
Reference Decode Table Reference Decode Table
RO
LMX
0
17.11 Auto-Negotiation
Progress Monitor Bit 0
Reference Decode Table Reference Decode Table
RO
LMX
0
17.10 100Base-TX signal
lost
Valid signal
Signal lost
RO
LH
0
17.9
100BasePLL Lock
Error
PLL locked
PLL failed to lock
RO
LH
0
17.8
False Carrier detect
Normal Carrier or Idle
False Carrier
RO
LH
0
17.7
Invalid symbol
detected
Valid symbols observed
Invalid symbol received
RO
LH
0
17.6
Halt Symbol detected
No Halt Symbol received Halt Symbol received
RO
LH
0
17.5
Premature End
detected
Normal data stream
Stream contained two
IDLE symbols
RO
LH
0
17.4
Auto-Negotiation
complete
Auto-Negotiation in
process
Auto-Negotiation
complete
RO
0
17.3
100Base-TX signal
detect
Signal present
No signal present
RO
0
17.2
Jabber detect
No jabber detected
Jabber detected
RO
LH
0
17.1
Remote fault
No remote fault detected
Remote fault detected
RO
LH
0
17.0
Link Status
Link is not valid
Link is valid
RO
LL
0
相关PDF资料
PDF描述
VE-25K-MY-B1 CONVERTER MOD DC/DC 40V 50W
MAX912CPE+ IC COMPARATOR LP 16-DIP
VE-2NF-IW CONVERTER MOD DC/DC 72V 100W
VE-JND-MY-F4 CONVERTER MOD DC/DC 85V 50W
VE-25J-MY-B1 CONVERTER MOD DC/DC 36V 50W
相关代理商/技术参数
参数描述
ICS1893BKILFT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1 系列:- 类型:线路收发器 驱动器/接收器数:5/3 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC 包装:Digi-Reel® 产品目录页面:918 (CN2011-ZH PDF) 其它名称:296-25096-6
ICS1893BKIT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKLF 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKLFT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)