参数资料
型号: ICS1893BKILF
厂商: IDT, Integrated Device Technology Inc
文件页数: 114/133页
文件大小: 0K
描述: PHYCEIVER LOW PWR 3.3V 56-VQFN
标准包装: 260
系列: PHYceiver™
类型: PHY 收发器
规程: MII
电源电压: 3.14 V ~ 3.47 V
安装类型: 表面贴装
封装/外壳: 56-VFQFN 裸露焊盘
供应商设备封装: 56-VFQFP-EP(8x8)
包装: 管件
其它名称: 1893BKILF
800-2354-5
ICS1893BKILF-ND
Chapter 7 Management Register Set
ICS1893BF, Rev. F, 5/13/10
May, 2010
81
ICS1893BF Data Sheet Rev. F - Release
Copyright 2009, IDT, Inc.
All rights reserved.
Note: An MDIO read of these bits provides a history of the greatest progress achieved by the
auto-negotiation process. In addition, the MDIO read latches the present state of the
Auto-Negotiation State Machine for a subsequent read.
7.12.4 100Base-TX Receive Signal Lost (bit 17.10)
The 100Base-TX Receive Signal Lost bit indicates to an STA whether the ICS1893BF has lost its
100Base-TX Receive Signal. If this bit is set to a logic:
Zero, it indicates the Receive Signal has remained valid since either the last read or reset of this register.
One, it indicates the Receive Signal was lost since either the last read or reset of this register.
This bit is a latching high bit. (For more information on latching high and latching low bits, see Section
Note: This bit has no definition in 10Base-T mode.
7.12.5 100Base PLL Lock Error (bit 17.9)
The Phase-Locked Loop (PLL) Lock Error bit indicates to an STA whether the ICS1893BF has ever
experienced a PLL Lock Error. A PLL Lock Error occurs when the PLL fails to lock onto the incoming
100Base data stream. If this bit is set to a logic:
Zero, it indicates that a PLL Lock Error has not occurred since either the last read or reset of this register.
One, it indicates that a PLL Lock Error has occurred since either the last read or reset of this register.
This bit is a latching high bit. (For more information on latching high and latching low bits, see Section
Note: This bit has no definition in 10Base-T mode.
Table 7-19. Auto-Negotiation State Machine (Progress Monitor)
Auto-Negotiation State Machine
Auto-Negotiation Progress Monitor
Auto-
Negotiation
Complete Bit
(Bit 17.4)
Auto-
Negotiation
Monitor Bit 2
(Bit 17.13)
Auto-
Negotiation
Monitor Bit 1
(Bit 17.12)
Auto-
Negotiation
Monitor Bit 0
(Bit 17.11)
Idle
0000
Parallel Detected
0001
Parallel Detection Failure
0010
Ability Matched
0011
Acknowledge Match Failure
0100
Acknowledge Matched
0101
Consistency Match Failure
0110
Consistency Matched
0111
Auto-Negotiation Completed
Successfully
1000
相关PDF资料
PDF描述
VE-25K-MY-B1 CONVERTER MOD DC/DC 40V 50W
MAX912CPE+ IC COMPARATOR LP 16-DIP
VE-2NF-IW CONVERTER MOD DC/DC 72V 100W
VE-JND-MY-F4 CONVERTER MOD DC/DC 85V 50W
VE-25J-MY-B1 CONVERTER MOD DC/DC 36V 50W
相关代理商/技术参数
参数描述
ICS1893BKILFT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:1 系列:- 类型:线路收发器 驱动器/接收器数:5/3 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC 包装:Digi-Reel® 产品目录页面:918 (CN2011-ZH PDF) 其它名称:296-25096-6
ICS1893BKIT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKLF 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKLFT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)
ICS1893BKT 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:带卷 (TR)