- 您现在的位置：买卖IC网 > PDF目录10729 > ICS1893BKILF (IDT, Integrated Device Technology Inc)PHYCEIVER LOW PWR 3.3V 56-VQFN PDF资料下载
参数资料
| 型号： | ICS1893BKILF |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 77/133页 |
| 文件大小： | 0K |
| 描述： | PHYCEIVER LOW PWR 3.3V 56-VQFN |
| 标准包装： | 260 |
| 系列： | PHYceiver™ |
| 类型： | PHY 收发器 |
| 规程： | MII |
| 电源电压： | 3.14 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-VFQFN 裸露焊盘 |
| 供应商设备封装： | 56-VFQFP-EP（8x8） |
| 包装： | 管件 |
| 其它名称： | 1893BKILF 800-2354-5 ICS1893BKILF-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页当前第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页
ICS1893BF, Rev. F, 5/13/10
May, 2010
48
Chapter 6 Functional Blocks
ICS1893BF Data Sheet - Release
Copyright 2009, IDT, Inc.
All rights reserved.
Upon receiving a valid STA transaction, during a power-on or hardware reset an ICS1893BF compares the
PHYAD field included within the management frame with the value of its PHYAD bits stored in register 16.
(For information on the PHYAD bits, see Table 7-16.) An ICS1893BF responds to all transactions that
match its stored address bits.
6.6.2.5 Management Frame Register Address
A Management Frame includes a 5-bit register address field, REGAD. This field identifies which of the 32
Management Registers are involved in a transaction between an STA and a PHY.
6.6.2.6 Management Frame Operational Code
A management frame includes a 2-bit operational code field, OP. If the operation code is a:
Read, the REGAD field identifies the register used as the source of data returned to the STA by the
ICS1893BF.
Write, the REGAD identifies the destination register that is to receive the data sent by the STA to the
ICS1893BF.
6.6.2.7 Management Frame Turnaround
A valid management frame includes a turn-around field (TA), which is a 2-bit time space between the
REGAD field and the Data field. This time allows an ICS1893BF and an STA to avoid contentions during
read transactions. During an operation that is a:
Read, an ICS1893BF remains in the high-impedance state during the first bit time and subsequently
drives its MDIO pin to logic zero for the second bit time.
Write, an ICS1893BF waits while the STA transmits a logic one, followed by a logic zero on its MDIO pin.
6.6.2.8 Management Frame Data
A valid management frame includes a 16-bit Data field for exchanging the register contents between the
ICS1893BF and the STA. All Management Registers are 16 bits wide, matching the width of the Data field.
During a transaction that is a:
Read, (OP is 10b) the ICS1893BF obtains the contents of the register identified in the REGAD field and
returns this Data to the STA synchronously with its MDC signal.
Write, (OP is 01b) the ICS1893BF stores the value of the Data field in the register identified in the
REGAD field.
If the STA attempts to:
Read from a non-existent ICS1893BF register, the ICS1893BF returns logic one for all bits in the Data
field, FFFFh.
Write to a non-existent ICS1893BF register, the ICS1893BF isolates the Data field of the management
frame from every reaching the registers.
Note: The first Data bit transmitted and received is the most-significant bit of a Management Register, bit
X.15.
6.6.2.9 Serial Management Interface Idle State
The MDIO signal is in an idle state during the time between STA transactions. When the Serial
Management Interface is in the idle state, the ICS1893BF disables (that is, tri-states) its MDIO pin, which
enters a high-impedance state. The ISO/IEC 8802-3 standard requires that an MDIO signal be idle for at
least one bit time between management transactions. However, the ICS1893BF does not have this
limitation and can support a continual bit stream on its MDIO signals.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-25K-MY-B1 | CONVERTER MOD DC/DC 40V 50W |
| MAX912CPE+ | IC COMPARATOR LP 16-DIP |
| VE-2NF-IW | CONVERTER MOD DC/DC 72V 100W |
| VE-JND-MY-F4 | CONVERTER MOD DC/DC 85V 50W |
| VE-25J-MY-B1 | CONVERTER MOD DC/DC 36V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS1893BKILFT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:1 系列:- 类型:线路收发器 驱动器/接收器数:5/3 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:Digi-Reel® 产品目录页面:918 (CN2011-ZH PDF) 其它名称:296-25096-6 |
| ICS1893BKIT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BKLF | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BKLFT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| ICS1893BKT | 功能描述:PHYCEIVER LOW PWR 3.3V 56-VQFN RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:PHYceiver™ 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。