- 您现在的位置：买卖IC网 > PDF目录67704 > ICS9148F-14LF 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9148F-14LF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, SSOP-48 |
| 文件页数： | 17/18页 |
| 文件大小： | 807K |
| 代理商： | ICS9148F-14LF |
8
ICS9148-14
Byte 1: CPU, 24/48 MHz Clock Register
Notes: 1 = Enabled; 0 = Disabled, outputs held low
Byte 2: PCICLK Clock Register
Byte 4: SDRAM Clock Register
Notes: 1 = Enabled; 0 = Disabled, outputs held low
BIT
PIN# PW D
DESCRIPTION
Bit 7
-
1
Reserved
Bit 6
8
1
Reserved
Bit 5
16
1
E_PCICLK (Act/Inact)
Bit 4
14
1
PCICLK4 (Act/Inact)
Bit 3
13
1
PCICLK3 (Act/Inact)
Bit 2
12
1
PCICLK2 (Act/Inact)
Bit 1
11
1
PCICLK1 (Act/Inact)
Bit 0
9
1
PCICLK0 (Act/Inact)
BIT
PIN#
PWD
DESCRIPTION
Bit 7
-
1
Reserved
Bit 6
-
1
Reserved
Bit 5
-
1
Reserved
Bit 4
-
1
Reserved
Bit 3
-
1
Reserved
Bit 2
-
1
Reserved
Bit 1
-
1
Reserved
Bit 0
-
1
Reserved
BIT
PIN# PWD
DESCRIPTION
Bit 7
-
1
Reserved
Bit 6
22
1
48/24 MHz (Act/Inact)
Bit 5
-
1
Reserved
Bit 4
43
1
AGP
Bit 3
-
1
Reserved
Bit 2
38
1
CPUCLK2 (Act/Inact)
Bit 1
39
1
CPUCLK1 (Act/Inact)
Bit 0
41
1
CPUCLK0 (Act/Incat)
Byte 3: SDRAM Clock Register
Notes: 1 = Enabled; 0 = Disabled, outputs held low
BIT
PIN#
PWD
DESCRIPTION
Bit 7
26
1
SDRAM7 (Act/Inact)
Bit 6
27
1
SDRAM6 (Act/Inact)
Bit 5
29
1
SDRAM5 (Act/Inact)
Bit 4
30
1
SDRAM4 (Act/Inact)
Bit 3
32
1
SDRAM3 (Act/Inact)
Bit 2
33
1
SDRAM2 (Act/Inact)
Bit 1
35
1
SDRAM1 (Act/Inact)
Bit 0
36
1
SDRAM0 (Act/Inact)
Byte 5: Peripheral Clock Register
Notes: 1 = Enabled; 0 = Disabled, outputs held low
BIT
PIN#
PWD
DESCRIPTION
Bit 7
-
1
Reserved
Bit 6
-
1
Reserved
Bit 5
-
1
Reserved
Bit 4
-
1
Reserved
Bit 3
46
1
REF3 (Act/Inact)
Bit 2
47
1
REF2 (Act/Inact)
Bit 1
1
REF1 (Act/Inact)
Bit 0
2
1
REF0 (Act/Inact)
Note: PWD = Power-Up Default
Byte 6: Peripheral Clock Register
Notes:
1. Byte 6 is reserved by Integrated Circuit Systems for
future applications.
BIT
PIN#
PWD
DESCRIPTION
Bit 7
-
1
Reserved
Bit 6
-
1
Reserved
Bit 5
-
1
Reserved
Bit 4
-
1
Reserved
Bit 3
-
1
Reserved
Bit 2
-1
Reserved
Bit 1
-
1
Reserved
Bit 0
-
1
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9148F-14 | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-17-LF | 100.3569 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-17 | 100.3569 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-18LF | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9148F-25 | 83.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9148F-17 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| ICS9148F-18 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148F-20 | 制造商:ICS 制造商全称:ICS 功能描述:Pentium/ProTM System Clock Chip |
| ICS9148F25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Industrial Control IC |
| ICS9148F-25 | 功能描述:IC CLK SYNTHESIZER CHIP 48-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。