- 您现在的位置：买卖IC网 > PDF目录67112 > ICS9342YF-PPP-T (INTEGRATED DEVICE TECHNOLOGY INC) 146.62 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF资料下载
参数资料
| 型号： | ICS9342YF-PPP-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 146.62 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 0.300 INCH, SSOP-48 |
| 文件页数： | 5/10页 |
| 文件大小： | 175K |
| 代理商： | ICS9342YF-PPP-T |
4
ICS9342
Third party brands and names are the property of their respective owners.
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . . -40°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70 C; Supply Voltage VDD = 3.3 V +/-5% (unles s otherwis e s tated)
PARAM ETER
SYM BOL
CONDITIONS
M IN
TYP
M AX
UNITS
Input High Voltage
VIH
2VDD+0.3
V
Input Low Voltage
VIL
VSS-0.3
0.8
V
Input High Current
IIH
VIN = VDD
0.1
5
A
Input Low Current
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
2.0
A
Input Low Current
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
-100
A
IDD3.3OP66
Select @ 66M Hz; M ax discrete cap loads
134
175
Operating
IDD3.3OP83
Select @ 83M Hz; M ax discrete cap loads
165
200
Supply Current
IDD3.3OP100
Select @ 100M Hz; M ax discrete cap loads
198
225
IDD3.3OP133
Select @ 133M Hz; M ax discrete cap loads
254
300
Power Down
Supply Current
Input frequency
Fi
VDD = 3.3 V
12
14.318
16
M Hz
CIN
Logic Inputs
5
pF
CINX
X1 & X2 pins
13.5
18
22.5
pF
Transition Time
1
TTrans
To 1st crossing of target Freq.
3
ms
Settling Time
1
TS
From 1st crossing to 1% target Freq.
1
ms
Clk Stabilization
1
TSTAB
From VDD = 3.3 V to 1% target Freq.
3
ms
Skew
1
tCP U-P CI
VT = 1.5 V
190
500
ps
Input Capacitance
1
mA
PD# = 0
IDD3.3P D
313
400
A
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93712YF-T | LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
| ICS93776YF-T | 93776 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS93776YFLF-T | 93776 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS95V157YGLF | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS95V157YGLF | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9342YF-T | 制造商:ICS 制造商全称:ICS 功能描述:133MHz Clock Generator and Integrated Buffer for PowerPC⑩ |
| ICS93701 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93701YGT | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93705 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93705YF-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
发布紧急采购，3分钟左右您将得到回复。