INTERFACE
23
December 4, 2006
IDT82V2608
Inverse Multiplexing for ATM
Channelized Non-Multi-Rate E1
In this mode, the systemprovides 2.048 MHz clock and 8 kHz frame
pulse for E1 bit streamexchange between the IDT82V2608 and the line
interface. The E1 time slot 0 is not used for data exchange while time
slot 16 may or may not be used for data exchange, depending on
Signalling or Non-Signalling mode.
Signalling and Non-Signalling
In signalling mode, time slot 0 and time slot 16 are not used for data
exchange between the IDT82V2608 and the line interface. In non-
signalling mode, only time slot 0 is not used for data exchange.
3.2.1.7 Mode14~Mode15
The multi-rate concept is defined in
Multi-rate
on
page 22
, and the
signalling and non-signalling concepts are defined in
Signalling and
Non-Signalling
on
page 23
. The systemprovides 8.192 MHz common
clock and 8 kHz common frame pulse.
In these modes, only the TSCCK and RSCCK pins are used to input
the 8.192 MHz clock in Tx and Rx directions respectively, and TSCFS
and RSCFS are used as common frame pulse in Tx and Rx directions
respectively. The TSCK[i], TSF[i], RSCK[i] and RSF[i] pins are not used
and should be connected to ground. The unused RSD pins should also
be connected to ground.
The data pins used for multiplexing are shown in
Table-3
.
3.2.2
LINE INTERFACE TIMING CLOCK MODES
Two timng clock modes can be selected. One is Common Clock
Mode, the other is Independent Clock Mode. The timng clock mode can
be individually configured for each link. In IMA mode,
AddTxLink
command and
AddRxLink
command can be used to configure the clock
mode in the transmt and receive directions respectively. In UNI mode,
ConfigUNILink
command can be used to configure the clock mode.
If a link is configured in Common Clock Mode, TSCCK and RSCCK
are used as Tx clock and Rx clock respectively, and TSCFS and RSCFS
are used as common frame pulse in Tx and Rx directions respectively.
If a link is configured in Independent Clock Mode, TSCK[i] and
RSCK[i] are used as Tx clock and Rx clock respectively, and TSF[i] and
RSF[i] are used as the frame pulse in Tx and Rx directions respectively.
These two timng clock modes can be configured at the same time,
i.e., some links can work in Common Clock Mode while other links can
work in Independent Clock Mode.
The line interface mode7~mode10 and mode14~mode15 cannot be
used in Independent Clock Mode.
3.2.3
LINE INTERFACE LOOPBACK FUNCTION
The line interface supports two line loopback functions, one is
external loopback mode and the other is internal loopback mode. The
two loopback modes can be selected by
ConfigLoopMode
command.
In external loopback mode, all the data received at the line side is
looped back to the transmt side and is transmtted out. When this func-
tion is enabled, all the links will be in external loopback mode. Data will
not be transmtted to the Utopia interface.
In internal loopback mode, the data transmtted are also sent to the
receive side. When this function is enabled, all the links will be in internal
loopback mode. Data will not be transmtted to the FE Utopia interface.