参数资料
型号: IDT82V3355TFG8
厂商: IDT, Integrated Device Technology Inc
文件页数: 10/135页
文件大小: 0K
描述: IC PLL WAN SYNC ETH 64-TQFP
标准包装: 1,250
类型: 时钟/频率发生器,多路复用器
PLL:
主要目的: 以太网,SONET/SDH,Stratum
输入: CMOS,LVDS,PECL
输出: CMOS,LVDS,PECL
电路数: 1
比率 - 输入:输出: 3:2
差分 - 输入:输出: 是/是
频率 - 最大: 622.08MHz
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-TQFP(10x10)
包装: 带卷 (TR)
其它名称: 82V3355TFG8
IDT82V3355
SYNCHRONOUS ETHERNET WAN PLL
Programming Information
107
May 19, 2009
FR_MFR_SYNC_CNFG - Frame Sync & Multiframe Sync Output Configuration
Address:74H
Type: Read / Write
Default Value: 01100000
Bit
Name
Description
7
IN_2K_4K_8K_INV
This bit determines whether the input clock is inverted before locked by the T0/T4 DPLL when the input clock is 2 kHz, 4
kHz or 8 kHz.
0: Not inverted. (default)
1: Inverted.
6
8K_EN
This bit determines whether an 8 kHz signal is enabled to be output on FRSYNC_8K.
0: Disabled. FRSYNC_8K outputs low.
1: Enabled. (default)
5
2K_EN
This bit determines whether a 2 kHz signal is enabled to be output on MFRSYNC_2K.
0: Disabled. MFRSYNC_2K outputs low.
1: Enabled. (default)
4
2K_8K_PUL_POSITION
This bit is valid only when FRSYNC_8K and/or MFRSYNC_2K output pulse; i.e., when one of the 8K_PUL bit (b2, 74H)
and the 2K_PUL bit (b0, 74H) is ‘1’ or when the 8K_PUL bit (b2, 74H) and the 2K_PUL bit (b0, 74H) are both ‘1’. It deter-
mines the pulse position referring to the standard 50:50 duty cycle.
0: Pulsed on the falling edge of the standard 50:50 duty cycle position. (default)
1: Pulsed on the rising edge of the standard 50:50 duty cycle position.
38K_INV
This bit determines whether the output on FRSYNC_8K is inverted.
0: Not inverted. (default)
1: Inverted.
2
8K_PUL
This bit determines whether the output on FRSYNC_8K is 50:50 duty cycle or pulsed.
0: 50:50 duty cycle. (default)
1: Pulsed. The pulse width is defined by the period of the output on OUT2.
12K_INV
This bit determines whether the output on MFRSYNC_2K is inverted.
0: Not inverted. (default)
1: Inverted.
0
2K_PUL
This bit determines whether the output on MFRSYNC_2K is 50:50 duty cycle or pulsed.
0: 50:50 duty cycle. (default)
1: Pulsed. The pulse width is defined by the period of the output on OUT2.
76543210
IN_2K_4K_8K_I
NV
8K_EN
2K_EN
2K_8K_PUL_P
OSITION
8K_INV
8K_PUL
2K_INV
2K_PUL
相关PDF资料
PDF描述
MS3450L18-9SZ CONN RCPT 7POS WALL MNT W/SCKT
D38999/20WJ19SB CONN RCPT 19POS WALL MNT W/SCKT
IDT82V3255TFG8 IC PLL WAN SMC STRATUM 3 64-TQFP
CS3102A-14S-54S CONN RCPT 6POS BOX MNT W/SCKT
MS3450L18-9SY CONN RCPT 7POS WALL MNT W/SCKT
相关代理商/技术参数
参数描述
IDT82V3355TFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL
IDT82V3358 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL
IDT82V3358EDG 功能描述:IC PLL WAN SYNC ETHERNET 64TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3358EDG8 制造商:Integrated Device Technology Inc 功能描述:IC PLL WAN SYNC ETHERNET 64TQFP
IDT82V3380 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL