参数资料
型号: IDT82V3355TFG8
厂商: IDT, Integrated Device Technology Inc
文件页数: 95/135页
文件大小: 0K
描述: IC PLL WAN SYNC ETH 64-TQFP
标准包装: 1,250
类型: 时钟/频率发生器,多路复用器
PLL:
主要目的: 以太网,SONET/SDH,Stratum
输入: CMOS,LVDS,PECL
输出: CMOS,LVDS,PECL
电路数: 1
比率 - 输入:输出: 3:2
差分 - 输入:输出: 是/是
频率 - 最大: 622.08MHz
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-TQFP(10x10)
包装: 带卷 (TR)
其它名称: 82V3355TFG8
IDT82V3355
SYNCHRONOUS ETHERNET WAN PLL
Programming Information
62
May 19, 2009
INTERRUPTS2_ENABLE_CNFG - Interrupt Control 2
INTERRUPTS3_ENABLE_CNFG - Interrupt Control 3
Address: 11H
Type: Read / Write
Default Value:00XXXXX0
Bit
Name
Description
7
T0_OPERATING_MODE
This bit controls whether the interrupt is enabled to be reported on the INT_REQ pin when the T0 DPLL operating mode
switches, i.e., when the T0_OPERATING_MODE bit (b7, 0EH) is ‘1’.
0: Disabled. (default)
1: Enabled.
6
T0_MAIN_REF_FAILED
This bit controls whether the interrupt is enabled to be reported on the INT_REQ pin when the T0 selected input clock
has failed; i.e., when the T0_MAIN_REF_FAILED bit (b6, 0EH) is ‘1’.
0: Disabled. (default)
1: Enabled.
5 - 1
-
Reserved.
0IN3_CMOS
This bit controls whether the interrupt is enabled to be reported on the INT_REQ pin when the input clock validity
changes (from ‘valid’ to ‘invalid’ or from ‘invalid’ to ‘valid’), i.e., when the corresponding IN3_CMOS bit (b0, 0EH) is ‘1’.
0: Disabled. (default)
1: Enabled.
Address: 12H
Type: Read / Write
Default Value: 00X0XXXX
Bit
Name
Description
7
EX_SYNC_ALARM
This bit controls whether the interrupt is enabled to be reported on the INT_REQ pin when an external sync alarm has
occurred, i.e., when the EX_SYNC_ALARM bit (b7, 0FH) is ‘1’.
0: Disabled. (default)
1: Enabled.
6T4_STS
This bit controls whether the interrupt is enabled to be reported on the INT_REQ pin when the T4 DPLL locking status
changes (from ‘locked’ to ‘unlocked’ or from ‘unlocked’ to ‘locked’), i.e., when the T4_STS bit (b6, 0FH) is ‘1’.
0: Disabled. (default)
1: Enabled.
5-
Reserved.
4
INPUT_TO_T4
This bit controls whether the interrupt is enabled to be reported on the INT_REQ pin when all the input clocks for T4 path
change to be unqualified, i.e., when the INPUT_TO_T4 bit (b4, 0FH) is ‘1’.
0: Disabled. (default)
1: Enabled.
3 - 0
-
Reserved.
7
6
54321
0
T0_OPERATING
_MODE
T0_MAIN_REF_F
AILED
-
----
IN3_CMOS
7
6543210
EX_SYNC_ALARM
T4_STS
-
INPUT_TO_T4
-
相关PDF资料
PDF描述
MS3450L18-9SZ CONN RCPT 7POS WALL MNT W/SCKT
D38999/20WJ19SB CONN RCPT 19POS WALL MNT W/SCKT
IDT82V3255TFG8 IC PLL WAN SMC STRATUM 3 64-TQFP
CS3102A-14S-54S CONN RCPT 6POS BOX MNT W/SCKT
MS3450L18-9SY CONN RCPT 7POS WALL MNT W/SCKT
相关代理商/技术参数
参数描述
IDT82V3355TFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL
IDT82V3358 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL
IDT82V3358EDG 功能描述:IC PLL WAN SYNC ETHERNET 64TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3358EDG8 制造商:Integrated Device Technology Inc 功能描述:IC PLL WAN SYNC ETHERNET 64TQFP
IDT82V3380 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL