参数资料
型号: ISD4003-08MSI
厂商: WINBOND ELECTRONICS CORP
元件分类: 音频合成
英文描述: 480 SEC, SPEECH SYNTHESIZER WITH RCDG, PDSO28
封装: 0.1200 INCH, PLASTIC, SOIC-28
文件页数: 4/37页
文件大小: 392K
代理商: ISD4003-08MSI
12
ATmega165A/PA/325A/PA/3250A/PA/645A/P/6450A/P [DATASHEET]
8285E–AVR–02/2013
7.4.1
SREG – AVR status register
The SREG is defined as:
Bit 7 – I: Global Interrupt Enable
The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control
is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the inter-
rupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an
interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set
and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.
Bit 6 – T: Bit Copy Storage
The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the oper-
ated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be
copied into a bit in a register in the Register File by the BLD instruction.
Bit 5 – H: Half Carry Flag
The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry Is useful in BCD arithmetic.
See the “Instruction Set Description” for detailed information.
Bit 4 – S: Sign Bit, S = N
V
The S-bit is always an exclusive or between the Negative Flag N and the Two’s Complement Overflow Flag V. See
the “Instruction Set Description” for detailed information.
Bit 3 – V: Two’s Complement Overflow Flag
The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See the “Instruction Set Descrip-
tion” for detailed information.
Bit 2 – N: Negative Flag
The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the “Instruction Set
Description” for detailed information.
Bit 1 – Z: Zero Flag
The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the “Instruction Set Description” for
detailed information.
Bit 0 – C: Carry Flag
The Carry Flag C indicates a carry in an arithmetic or logic operation. See the “Instruction Set Description” for
detailed information.
7.5
General purpose register file
The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required perfor-
mance and flexibility, the following input/output schemes are supported by the Register File:
One 8-bit output operand and one 8-bit result input
Two 8-bit output operands and one 8-bit result input
Two 8-bit output operands and one 16-bit result input
One 16-bit output operand and one 16-bit result input
Bit
7
6
5432
10
0x3F (0x5F)
I
T
H
S
V
N
Z
C
SREG
Read/Write
R/W
Initial Value
0
0000
00
相关PDF资料
PDF描述
ISD4003-04MZD 240 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19
ISD4003-04MZI 240 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19
ISD4003-05MZD 300 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19
ISD4003-05MZI 300 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19
ISD4003-06MZD 360 SEC, SPEECH SYNTHESIZER WITH RCDG, PBGA19
相关代理商/技术参数
参数描述
ISD4003-08MSIR 功能描述:IC VOICE REC/PLAY 8MIN IN 28SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD4003-08MSY 功能描述:IC VOICE REC/PLAY 8MIN 28-SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD4003-08MSYI 功能描述:IC VOICE REC/PLAY 8MIN 28-SOIC RoHS:是 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD4003 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD4003-08MX 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Chip Voice Record/Playback Devices 4-, 5-, 6-, and 8-Minute Durations
ISD400308MXD 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Chip Voice Record/Playback Devices 2- to 16-Minute Durations