- 您现在的位置：买卖IC网 > PDF目录381957 > ISL12029 (Intersil Corporation) Real Time Clock/Calendar with EEPROM(带EEPROM实时时钟/日历) PDF资料下载
参数资料
| 型号： | ISL12029 |
| 厂商： | Intersil Corporation |
| 英文描述： | Real Time Clock/Calendar with EEPROM(带EEPROM实时时钟/日历) |
| 中文描述： | 实时时钟/日历带有EEPROM（带EEPROM的实时时钟/日历） |
| 文件页数： | 18/28页 |
| 文件大小： | 426K |
| 代理商： | ISL12029 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
18
FN6206.6
October 18, 2006
Device Addressing
Following a start condition, the master must output a Slave
Address Byte. The first four bits of the Slave Address Byte
specify access to either the EEPROM array or to the CCR.
Slave bits ‘1010’ access the EEPROM array. Slave bits
‘1101’ access the CCR.
When shipped from the factory, EEPROM array is
UNDEFINED, and should be programmed by the customer
to a known state.
Bit 3 through Bit 1 of the slave byte specify the device select
bits. These are set to ‘111’.
The last bit of the Slave Address Byte defines the operation
to be performed. When this R/W bit is a one, then a read
operation is selected. A zero selects a write operation. Refer
to Figure 19.
After loading the entire Slave Address Byte from the SDA
bus, the ISL12029 compares the device identifier and device
select bits with ‘1010111’ or ‘1101111’. Upon a correct
compare, the device outputs an acknowledge on the SDA
line.
Following the Slave Byte is a two byte word address. The
word address is either supplied by the master device or
obtained from an internal counter. On power up the internal
address counter is set to address 0h, so a current address
read of the EEPROM array starts at address 0. When
required, as part of a random read, the master must supply
the 2 Word Address Bytes as shown in Figure 19.
In a random read operation, the slave byte in the “dummy
write” portion must match the slave byte in the “read”
section. That is if the random read is from the array the slave
byte must be 1010111x in both instances. Similarly, for a
random read of the Clock/Control Registers, the slave byte
must be 1101111x in both places.
SCL
SDA
DATA STABLE
DATA CHANGE
DATA STABLE
FIGURE 16. VALID DATA CHANGES ON THE SDA BUS
SCL
SDA
START
STOP
FIGURE 17. VALID START AND STOP CONDITIONS
SCL FROM
MASTER
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
8
1
9
START
ACKNOWLEDGE
FIGURE 18. ACKNOWLEDGE RESPONSE FROM RECEIVER
ISL12029
相关PDF资料 |
PDF描述 |
|---|---|
| ISL21032 | Precision 0.600V Low Voltage FGA References(精密0.600V低压FGA基准) |
| ISL28271 | Dual Micropower, Single Supply, Rail-to-Rail Input and Output (RRIO) Instrumentation Amplifier(双微功率,单电源,轨对轨输入/输出(RRIO)测量放大器) |
| ISL28272 | Dual Micropower, Single Supply, Rail-to-Rail Input and Output (RRIO) Instrumentation Amplifier(双微功率,单电源,轨对轨输入/输出(RRIO)测量放大器) |
| ISL28278 | Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp(双/四通道，微功率，单电源，轨对轨输入/输出(RRIO)运放) |
| ISL28478 | Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp(双/四通道，微功率，单电源，轨对轨输入/输出(RRIO)运放) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL12029_10 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Busa?￠ and EEPROM |
| ISL12029_1012 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Bus? and EEPROM |
| ISL12029A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Bus? and EEPROM |
| ISL12029AIB27Z | 功能描述:实时时钟 REAL TIME CLKRTC W/ EPROM 2 63VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| ISL12029AIB27Z-T | 功能描述:实时时钟 REAL TIME CLKRTC W/ EPROM 2 63VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。