- 您现在的位置：买卖IC网 > PDF目录381957 > ISL12029 (Intersil Corporation) Real Time Clock/Calendar with EEPROM(带EEPROM实时时钟/日历) PDF资料下载
参数资料
| 型号： | ISL12029 |
| 厂商： | Intersil Corporation |
| 英文描述： | Real Time Clock/Calendar with EEPROM(带EEPROM实时时钟/日历) |
| 中文描述： | 实时时钟/日历带有EEPROM（带EEPROM的实时时钟/日历） |
| 文件页数： | 6/28页 |
| 文件大小： | 426K |
| 代理商： | ISL12029 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
6
FN6206.6
October 18, 2006
NOTES:
3. IRQ/F
OUT
Inactive (no frequency output and no alarms).
4. V
IL
= V
DD
x 0.1, V
IH
= V
DD
x 0.9, f
SCL
= 400kHz.
5. V
RESET
= 2.63V (VDD must be greater than V
RESET
), VBAT = 0V.
6. Bit BSW = 0 (Standard Mode), VBAT
≥
1.8V.
7. Specified at +25°C.
8. In order to ensure proper timekeeping, the V
DD SR-
specification must be followed.
9. Parameter is not 100% tested.
10. t
WC
is the minimum cycle time to be allowed for any non-volatile Write by the user, it is the time from valid STOP condition at the end of Write
sequence of a serial interface Write operation, to the end of the self-timed internal non-volatile write cycle.
t
HIGH
Clock HIGH Time
Measured at the 70% of V
DD
crossing.
600
ns
t
SU:STA
START Condition Setup Time
SCL rising edge to SDA falling
edge. Both crossing 70% of V
DD
.
600
ns
t
HD:STA
START Condition Hold Time
From SDA falling edge crossing
30% of V
DD
to SCL falling edge
crossing 70% of V
DD
.
600
ns
t
SU:DAT
Input Data Setup Time
From SDA exiting the 30% to
70% of V
DD
window, to SCL rising
edge crossing 30% of V
DD
100
ns
t
HD:DAT
Input Data Hold Time
From SCL falling edge crossing
70% of V
DD
to SDA entering the
30% to 70% of V
DD
window.
0
ns
t
SU:STO
STOP Condition Setup Time
From SCL rising edge crossing
70% of V
DD
, to SDA rising edge
crossing 30% of V
DD
.
600
ns
t
HD:STO
STOP Condition Hold Time for
Read, or Volatile Only Write
From SDA rising edge to SCL
falling edge. Both crossing 70%
of V
DD
.
600
ns
t
DH
Output Data Hold Time
From SCL falling edge crossing
30% of V
DD
, until SDA enters the
30% to 70% of V
DD
window.
0
ns
t
R
SDA and SCL Rise Time
From 30% to 70% of V
DD
20 +
0.1 x Cb
250
ns
t
F
SDA and SCL Fall Time
From 70% to 30% of V
DD
20 +
0.1 x Cb
250
ns
Cb
Capacitive Loading of SDA or SCL Total on-chip and off-chip
10
400
pF
Cpin
SDA, and SCL Pin Capacitance
10
pF
t
WC
Non-Volatile Write Cycle Time
12
20
ms
10
Serial Interface (I
2
C) Specifications
(Continued)
DC/AC Characteristics
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
ISL12029
相关PDF资料 |
PDF描述 |
|---|---|
| ISL21032 | Precision 0.600V Low Voltage FGA References(精密0.600V低压FGA基准) |
| ISL28271 | Dual Micropower, Single Supply, Rail-to-Rail Input and Output (RRIO) Instrumentation Amplifier(双微功率,单电源,轨对轨输入/输出(RRIO)测量放大器) |
| ISL28272 | Dual Micropower, Single Supply, Rail-to-Rail Input and Output (RRIO) Instrumentation Amplifier(双微功率,单电源,轨对轨输入/输出(RRIO)测量放大器) |
| ISL28278 | Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp(双/四通道，微功率，单电源，轨对轨输入/输出(RRIO)运放) |
| ISL28478 | Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp(双/四通道，微功率，单电源，轨对轨输入/输出(RRIO)运放) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL12029_10 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Busa?￠ and EEPROM |
| ISL12029_1012 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Bus? and EEPROM |
| ISL12029A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Bus? and EEPROM |
| ISL12029AIB27Z | 功能描述:实时时钟 REAL TIME CLKRTC W/ EPROM 2 63VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| ISL12029AIB27Z-T | 功能描述:实时时钟 REAL TIME CLKRTC W/ EPROM 2 63VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。