- 您现在的位置：买卖IC网 > PDF目录381957 > ISL12029 (Intersil Corporation) Real Time Clock/Calendar with EEPROM(带EEPROM实时时钟/日历) PDF资料下载
参数资料
| 型号： | ISL12029 |
| 厂商： | Intersil Corporation |
| 英文描述： | Real Time Clock/Calendar with EEPROM(带EEPROM实时时钟/日历) |
| 中文描述： | 实时时钟/日历带有EEPROM（带EEPROM的实时时钟/日历） |
| 文件页数： | 19/28页 |
| 文件大小： | 426K |
| 代理商： | ISL12029 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
19
FN6206.6
October 18, 2006
Write Operations
BYTE WRITE
For a write operation, the device requires the Slave Address
Byte and the Word Address Bytes. This gives the master
access to any one of the words in the array or CCR. (Note:
Prior to writing to the CCR, the master must write a 02h, then
06h to the status register in two preceding operations to
enable the write operation. See “Writing to the Clock/Control
Registers.”) Upon receipt of each address byte, the
ISL12029 responds with an acknowledge. After receiving
both address bytes the ISL12029 awaits the eight bits of
data. After receiving the 8 data bits, the ISL12029 again
responds with an acknowledge. The master then terminates
the transfer by generating a stop condition. The ISL12029
then begins an internal write cycle of the data to the
nonvolatile memory. During the internal write cycle, the
device inputs are disabled, so the device will not respond to
any requests from the master. The SDA output is at high
impedance. See Figure 20.
A write to a protected block of memory is ignored, but will still
receive an acknowledge. At the end of the write command,
the ISL12029 will not initiate an internal write cycle, and will
continue to ACK commands.
Byte writes to all of the nonvolatile registers are allowed,
except the DWAn registers which require multiple byte writes
or page writes to trigger nonvolatile writes. See the Device
Operation section for more information.
PAGE WRITE
The ISL12029 has a page write operation. It is initiated in the
same manner as the byte write operation; but instead of
terminating the write cycle after the first data byte is
transferred, the master can transmit up to 15 more bytes to
the memory array and up to 7 more bytes to the clock/control
registers. The RTC registers require a page write (8 bytes),
individual register writes are not allowed. (Note: Prior to
writing to the CCR, the master must write a 02h, then 06h to
the status register in two preceding operations to enable the
write operation. See “Writing to the Clock/Control
Registers.”)
After the receipt of each byte, the ISL12029 responds with
an acknowledge, and the address is internally incremented
by one. The address pointer remains at the last address byte
written. When the counter reaches the end of the page, it
“rolls over” and goes back to the first address on the same
page. This means that the master can write 16 bytes to a
memory array page or 8 bytes to a CCR section starting at
any location on that page. For example, if the master begins
writing at location 10 of the memory and loads 15 bytes, then
the first 6 bytes are written to addresses 10 through 15, and
the last 6 bytes are written to columns 0 through 5.
Afterwards, the address counter would point to location 6 on
the page that was just written. If the master supplies more
than the maximum bytes in a page, then the previously
loaded data is over-written by the new data, one byte at a
time. Refer to Figure 21.The master terminates the Data
Byte loading by issuing a stop condition, which causes the
ISL12029 to begin the nonvolatile write cycle. As with the
byte write operation, all inputs are disabled until completion
of the internal write cycle. Refer to Figure 22 for the address,
acknowledge, and data transfer sequence.
STOPS AND WRITE MODES
Stop conditions that terminate write operations must be sent
by the master after sending at least 1 full data byte and it’s
associated ACK signal. If a stop is issued in the middle of a
data byte, or before 1 full data byte + ACK is sent, then the
ISL12029 resets itself without performing the write. The
contents of the array are not affected.
SLAVE ADDRESS BYTE
BYTE 0
D7
D6
D5
D2
D4
D3
D1
D0
A0
A7
A2
A4
A3
A1
DATA BYTE
BYTE 3
A6
A5
0
0
0
0
0
A8
0
1
1
0
1
1
0
1
0
1
1
R/W
1
DEVICE IDENTIFIER
Array
CCR
0
WORD ADDRESS 1
BYTE 1
WORD ADDRESS 0
BYTE 2
FIGURE 19. SLAVE ADDRESS, WORD ADDRESS, AND DATA BYTES (64 BYTE PAGES)
ISL12029
相关PDF资料 |
PDF描述 |
|---|---|
| ISL21032 | Precision 0.600V Low Voltage FGA References(精密0.600V低压FGA基准) |
| ISL28271 | Dual Micropower, Single Supply, Rail-to-Rail Input and Output (RRIO) Instrumentation Amplifier(双微功率,单电源,轨对轨输入/输出(RRIO)测量放大器) |
| ISL28272 | Dual Micropower, Single Supply, Rail-to-Rail Input and Output (RRIO) Instrumentation Amplifier(双微功率,单电源,轨对轨输入/输出(RRIO)测量放大器) |
| ISL28278 | Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp(双/四通道，微功率，单电源，轨对轨输入/输出(RRIO)运放) |
| ISL28478 | Dual and Quad Micropower Single Supply Rail-to-Rail Input and Output (RRIO) Op-Amp(双/四通道，微功率，单电源，轨对轨输入/输出(RRIO)运放) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL12029_10 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Busa?￠ and EEPROM |
| ISL12029_1012 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Bus? and EEPROM |
| ISL12029A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Real Time Clock/Calendar with I2C Bus? and EEPROM |
| ISL12029AIB27Z | 功能描述:实时时钟 REAL TIME CLKRTC W/ EPROM 2 63VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| ISL12029AIB27Z-T | 功能描述:实时时钟 REAL TIME CLKRTC W/ EPROM 2 63VSET 14 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。