参数资料
| 型号： | ISL6263CRZ |
| 厂商： | Intersil |
| 文件页数： | 16/19页 |
| 文件大小： | 0K |
| 描述： | IC VREG CORE 5BIT 1PHASE 32-QFN |
| 标准包装： | 60 |
| 应用： | 转换器，Intel IMVP-6 |
| 输入电压： | 5 V ~ 25 V |
| 输出数： | 1 |
| 输出电压： | 0.41 V ~ 1.29 V |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 管件 |
ISL6263
To see whether the NTC network successfully compensates
the DCR change over temperature, one can apply full load
current and wait for the thermal steady state and see how
much the output voltage deviates from the initial voltage
i core
Δ I core
reading. A good compensation can limit the drift to less than
2mV. If the output voltage is decreasing when the temperature
increases, that ratio between the NTC thermistor value and
V core
V core
Δ V core
the rest of the resistor divider network has to be increased.
Following the evaluation board value and layout of NTC
placement will minimize the engineering time.
The current sensing traces should be routed directly to the
inductor pads for accurate DCR voltage drop measurement.
However, due to layout imperfection, the calculated R DRP2
may still need slight adjustment to achieve optimum load line
slope. It is recommended to adjust R DRP2 after the system
has achieved thermal equilibrium at full load. For example, if
Δ V core = Δ I core × R droop
FIGURE 10. DESIRED LOAD TRANSIENT RESPONSE
WAVEFORMS
i core
the maximum load current is 20A, one should apply a 20A
load current and look for 160mV output voltage droop. If the
V core
V core
R DRP2new = ------------------- ? ( R DRP1 – R DPR2 ) – R DRP1
voltage droop is 155mV, the new value of R DRP2 is
calculated by Equation 16:
160mV
155mV
(EQ. 16)
FIGURE 11. LOAD TRANSIENT RESPONSE WHEN C N IS TOO
SMALL
For the best accuracy, the effective resistance on the DFB
and VSUM pins should be identical so that the bias current
of the droop amplifier does not cause an offset voltage.
i core
Dynamic Droop Capacitor Design Using DCR
Sensing
V core
V core
Figure 10 shows the desired waveforms during load
transient response. V CCGFX needs to follow the change in
I core as close as possible. The transient response of
V CCGFX is determined by several factors, namely the choice
of output inductor, output capacitor, compensator design,
and the design of droop capacitor C N .
If C N is designed correctly, the voltage V DROOP -V O will be
an excellent representation of the inductor current. Given the
FIGURE 12. LOAD TRANSIENT RESPONSE WHEN C N IS TOO
LARGE
The current sensing network consists of R NTCEQ , R S , and
C N . The effective resistance is the parallel of R NTCEQ and
R S . The RC time constant of the current sensing network
needs to match the L/DCR time constant of the inductor to
get the correct representation of the inductor current
waveform. Equation 17 shows this relationship:
------------- = ? --------------------------------------- ? ? C N
? R NTCEQ + R S ?
? ------------- ?
? R NTCEQ ? R S ?
? R NTCEQ + R S ?
correct C N design, V CCGFX has the best chance of tracking
I CORE , if not, its voltage will be distorted from the actual
waveform of the inductor current and worsens the transient
response. Figure 11 shows the transient response when C N
is too small allowing V CCGFX to sag excessively during the
load transient. Figure 12 shows the transient response when
C N is too large. V CCGFX takes too long to droop to its final
value.
L ? R NTCEQ ? R S ?
DCR
Solution of C N yields Equation 18:
L
? DCR ?
C N = --------------------------------------------
? --------------------------------------- ?
(EQ. 17)
(EQ. 18)
For example: L = 0.45μH, DCR = 1.1m Ω , R S = 7.68k Ω , and
R NTCEQ = 3.4k Ω:
? -------------------- ?
C N = ------------------------------------------------- = 174nF
? ------------------------------------------- ?
0.45 μ H
? 1.1m Ω ?
3.4k Ω ? 7.68k Ω
? 3.4k Ω + 7.68k Ω ?
(EQ. 19)
Since the inductance and the DCR typically have 20% and
7% tolerance respectively, C N needs to be fine tuned on the
16
FN9213.2
June 10, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6263DHRZ | IC VREG 3BIT 1PHASE 32-QFN |
| ISL6264CRZ | IC CORE CTRLR TWO-PHASE 40-QFN |
| ISL6265AHRTZ-T | IC CTRLR MULTI-OUTPUT 48-TQFN |
| ISL6265CHRTZ | IC CTRLR MULTI-OUTPUT 48TQFN |
| ISL6265HRTZ-T | IC CTLR MULTI-OUTPUT 48-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6263CRZ-T | 功能描述:直流/直流开关调节器 1 PHS INT DC/DC BUCK CNTRLR FOR INTEL RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL6263DEVAL1Z | 功能描述:EVAL BAORD 1 FOR ISL6263D RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6263DHRZ | 功能描述:IC VREG 3BIT 1PHASE 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6263DHRZ-T | 功能描述:IC VREG 3BIT 1PHASE 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6263EVAL1 | 制造商:Intersil Corporation 功能描述:ISL6263 EVALUATION BOARD 1 - IMVP LICENSE REQUIRED - Bulk |
发布紧急采购，3分钟左右您将得到回复。