参数资料
| 型号： | ISL6265AHRTZ-T |
| 厂商： | Intersil |
| 文件页数： | 12/23页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR MULTI-OUTPUT 48-TQFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，AMD SVI 兼容移动式 CPU |
| 输入电压： | 5 V ~ 24 V |
| 输出数： | 3 |
| 输出电压： | 0.5 V ~ 1.55 V |
| 工作温度： | -10°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-TQFN-EP（6x6） |
| 包装： | 带卷 (TR) |
ISL6265A
open the CPU Core1 negative sense and connect the RTN1
pin to a pull-up resistor.
Mode Selection
The OFS/VFIXEN pin selects between the AMD defined
VFIX and SVI modes of operation and enables droop if
desired in SVI mode only. If OFS/VFIXEN is tied to VCC,
then SVI mode with no droop on the core output(s) is
selected. Connected to +3.3V, VFIX mode is active with no
droop on the core output(s). SVI mode with droop is enabled
Pre-PWROK Metal VID
Assuming the OFS/VFIXEN pin is not tied to +3.3V during
controller configuration, typical motherboard start-up begins
with the controller decoding the SVC and SVD inputs to
determine the pre-PWROK metal VID setting (see Table 1).
Once the enable input (EN) exceeds the rising enable
threshold, the ISL6265A decodes and locks the decoded
value in an on-board hold register.
TABLE 1. PRE-PWROK METAL VID CODES
when OFS/VFIXEN is tied to ground through a resistor sized
to set the core voltage positive offset. Further information is
Serial VID Interface
The on-board Serial VID Interface (SVI) circuitry allows the
SVC
0
0
1
1
SVD
0
1
0
1
OUTPUT VOLTAGE (V)
1.1
1.0
0.9
0.8
processor to directly control the Core and Northbridge voltage
reference levels within the ISL6265A. The SVC and SVD
states are decoded according to the PWROK and VFIXEN
inputs as described in the following sections. The ISL6265A
uses a digital-to-analog converter (DAC) to generate a
reference voltage based on the decoded SVI value. See
Figure 7 for a simple SVI interface timing diagram.
The internal DAC circuitry begins to ramp Core and
Northbridge planes to the decoded pre-PWROK metal VID
output level. The digital soft-start circuitry ramps the internal
reference to the target gradually at a fixed rate of
approximately 2mV/μs. The controlled ramp of all output
1
2
3
4
5
6
7
8
9
10
11
12
VCC
SVC
SVD
ENABLE
PWROK
METAL_VID
V_SVI
METAL_VID
V_SVI
VDD AND VDDNB
VDDPWRGD
(PGOOD)
FIXEN
Interval 1 to 2: ISL6265A waits to POR.
Interval 2 to 3: SVC and SVD are externally set to pre-Metal VID code.
Interval 3 to 4: EN locks core output configuration and pre-Metal VID code. All outputs soft-start to this level.
Interval 4 to 5: PGOOD signal goes HIGH indicating proper operation.
Interval 5 to 6: CPU detects VDDPWRGD high and drives PWROK high to allow ISL6265A to prepare for SVI code.
Interval 6 to 7: SVC and SVD data lines communicate change in VID code.
Interval 7 to 8: ISL6265A responds to VID-ON-THE-FLY code change.
Interval 8 to 9: PWROK is driven low and ISL6265A returns all outputs to pre-PWROK Metal VID level.
Interval 9 to 10: PWROK driven high once again by CPU and ISL6265A prepares for SVI code.
Interval 10 to 11: SVC and SVD data lines communicate new VID code.
Interval 11 to 12: ISL6265A drives outputs to new VID code level.
Post 12 : Enable falls and all internal drivers are tri-stated and PGOOD is driven low.
FIGURE 7. SVI INTERFACE TIMING DIAGRAM: TYPICAL PRE-PWROK METAL VID STARTUP
12
FN6884.0
May 11, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6265CHRTZ | IC CTRLR MULTI-OUTPUT 48TQFN |
| ISL6265HRTZ-T | IC CTLR MULTI-OUTPUT 48-TQFN |
| ISL6266AHRZ | IC CORE CTRLR 2PHASE 48-QFN |
| ISL6267HRZ | IC PWM CTRLR MULTIPHASE 48TQFN |
| ISL6268CAZ | IC REG CTRLR BUCK PWM 16-QSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6265C | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multi-Output Controller with Integrated MOSFET Drivers for AMD SVI Capable Mobile CPUs |
| ISL6265C_10 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multi-Output Controller with Integrated MOSFET Drivers for AMD SVI Capable Mobile CPUs |
| ISL6265CEVAL1Z | 制造商:Intersil Corporation 功能描述:ISL6265 EVALUATION BOARD 1 - 48 LD TQFN - ROHS COMPLIANT - Bulk |
| ISL6265CHRTZ | 功能描述:电流型 PWM 控制器 MULTI-OUTPUT CNTRLRS PHS W/EMBEDDED GATE RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL6265CHRTZ-T | 功能描述:电流型 PWM 控制器 MULTI-OUTPUT CNTRLRS PHS W/EMBEDDED GATE RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。