- 您现在的位置：买卖IC网 > PDF目录16601 > ISL6271ACR (Intersil)IC REG PMIC 1BUCK 2LDO 20-QFN PDF资料下载
参数资料
| 型号： | ISL6271ACR |
| 厂商： | Intersil |
| 文件页数： | 10/16页 |
| 文件大小： | 0K |
| 描述： | IC REG PMIC 1BUCK 2LDO 20-QFN |
| 标准包装： | 75 |
| 应用： | 处理器 |
| 电流 - 电源： | 380µA |
| 电源电压： | 2.76 V ~ 5.5 V |
| 工作温度： | -25°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VFQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN 裸露焊盘（4x4） |
| 包装： | 管件 |
ISL6271A
BBAT
The BBAT pin is an input voltage to the ISL6271A that
supports the BFLT# indicator function as described above.
When the main battery is absent, or of inadequate potential,
the BBAT input voltage supplies power to support the BFLT#
indicator. The input voltage must be between 1.5V and
3.75V for proper operation and is typically supplied from the
system back-up battery. The maximum current drain from
the BBAT pin is 0.1μA.
PGOOD
PGOOD is an open-drain output that indicates the status of the
three regulators (VOUT, VSRAM, VPLL). This output is held
low until all outputs are within their specified voltage tolerance.
As soon as outputs are in regulation, the output is released and
pulled high by an external resistor tied to a compliant system
voltage. This output can be AND’d with other system power-
good indicators that also have open-drain outputs. Note that
this is not a latched output and under a soft short condition on
any of the regulators it is possible to see this pin oscillate at a
frequency proportional to the fault current level and the fault
monitoring hysteresis internal to the ISL6271A regulator.
PHASE Node Ring Damping Circuit
To enhance system reliability and minimize radiated
emission, the ISL6271A implements a PHASE node snubber
while operating in diode emulation. The active snubber
places a 50 ? (nominal) resistor across the output inductor
when the low side synchronous rectifier is turned off to
prevent reverse current.
Inter-IC Communications
Communication between the host processor and the
ISL6271A takes place over a two-wire I 2 C interface. The bus
consists of one bidirectional signal line, SDA (data), and a
clock pin input, SCL, generated by the bus master. Both pins
See the Phillips specification listed in the reference section for
specific details on the selection of the pull-up resistor. The bus
supports both standard mode and fast mode data rates as
defined by the Phillips protocol. A typical I 2 C transmission is
illustrated in Figure 17. When the bus-resident master
(processor) wants to communicate with a bus-resident slave
(ISL6271A), it will pull the SDA line low while the SCL line is
still high. This signals a “start” condition. It will then clock the
address of the desired slave device at a rate of one bit per
clock cycle. The address is embedded in the first seven bits of
the first byte transfer, with the eighth bit giving the directional
information (Read/Write) for the next byte of information.
When the slave detects an address match, it will hold the SDA
line low during the ninth clock pulse to acknowledge a match
(ACK). If the direction bit indicates a “write” (send) byte, the
slave will receive the byte clocked in by the master and will
give an “acknowledge” by again pulling the SDA line low
during the ninth clock cycle. The master then can either
terminate transmission by issuing a “stop” bit, or continue to
transfer successive bytes until complete.
Multiple successive bytes can be transferred with only an
acknowledge bit separating them until a “stop” or repeated
“start” signal is given by the master. The data embedded in
the byte is latched into its appropriate register(s) on the rising
edge of the SCL during the acknowledge pulse and is applied
to the ISL6271A DAC. The internal DAC on the ISL6271A
converts the 4 bit digital input as defined in Table 1 into the
reference voltage of the core regulator error amplifier.
If the master issues a ‘read’ command to the ISL6271A, to
verify the contents of the internal registers, the device will
place the byte on the bus to be clocked in by the master.
After the host master receives the byte, the cycle is
terminated by a “NOT acknowledge” signal, and a ‘stop’ bit.
A ‘stop’ is generated by releasing the SDA line to pull high
during a high state on the SCL line.
are pulled-high to a system voltage with external pull-up
resistors. A typical pull-up resistor value for a single
master/slave interface operating in normal mode is 5k ? .
P
SDA
MSB
acknowledgement
signal from slave
acknowledgement
signal from receiver
Sr
byte complete,
interrupt within slave
clock line held low while
interrupts are serviced
SCL
S
OR
Sr
START OR
REPEATED START
CONDITION
1
2
7
8
9
ACK
1
2
3-8
9
ACK
Sr
OR
P
STOP OR
REPEATED START
CONDITION
FIGURE 17. I 2 C DATA AND CLOCK
10
FN9171.1
相关PDF资料 |
PDF描述 |
|---|---|
| GEM18DRTF | CONN EDGECARD 36POS DIP .156 SLD |
| V150C28E150B2 | CONVERTER MOD DC/DC 28V 150W |
| 1-862545-7 | LEAD ASSY 16AWG SNG END 127MM |
| Q5-3X-1 1/2-01-SS25M | HEATSK DL WL Q53X 1-1/2"X25M BLK |
| VI-B3P-EX | CONVERTER MOD DC/DC 13.8V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6271ACR-T | 功能描述:IC PMIC XSCALE PROCESSOR 20-QFN RoHS:否 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ISL6271ACRZ | 功能描述:直流/直流开关调节器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL6271ACRZ-T | 功能描述:直流/直流开关调节器 LD PLL & SRAMG FOR I NTEL PROCESSORS IBM RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| ISL6271AEVAL1 | 功能描述:EVALUATION BOARD FOR ISL6271A RoHS:否 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC，步升 输出及类型:1，非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6271CR | 制造商:Rochester Electronics LLC 功能描述:PLL & SRAM REGULATOR FOR INTEL PROCESSORS - Bulk 制造商:Intersil Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。