参数资料
| 型号： | ISL62771IRTZ |
| 厂商： | Intersil |
| 文件页数： | 30/36页 |
| 文件大小： | 0K |
| 描述： | IC PWM CTRLR MULTIPHASE 40TQFN |
| 标准包装： | 60 |
| 系列： | Robust Ripple Regulator™ (R³) |
| 应用： | 控制器，AMD Fusion? SVI 2.0 CPU GPU |
| 输入电压： | 4.5 V ~ 25 V |
| 输出数： | 2 |
| 输出电压： | 0.006 V ~ 1.55 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-WFQFN 裸露焊盘 |
| 供应商设备封装： | 40-TQFN-EP（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页
ISL62771
For inductor DCR sensing, substitution of Equation 23 into
Equation 3 gives the load-line slope expression in Equation 30:
measured in the voltage loop before the summing node. The
spreadsheet gives both T1(s) and T2(s) plots. However, only T2(s)
V droop 5 R droop R ntcnet DCR
I o
R i
R sum
R ntcnet + ---------------
LL = ------------------- = --- × ------------------- × ------------------------------------------ × -------------
4 N
N
(EQ. 30)
can actually be measured on an ISL62771 regulator.
L V O
For resistor sensing, substitution of Equation 27 into Equation 3
gives the load line slope expression in Equation 31:
V IN
Q1
GATE
DRIVER
Q2
C OUT
i O
V droop 5 R sen × R droop
N × R i
I o
LL = ------------------- = --- × ---------------------------------------
4
(EQ. 31)
LOAD LINE SLOPE
Substitution of Equation 24 and rewriting Equation 30, or
substitution of Equation 28 and rewriting Equation 31, gives the
same result as in Equation 32:
MOD.
COMP
EA
-
+
20 Ω
+
+
R droop = ---------------- × LL
I o
I droop
(EQ. 32)
LOOP GAIN =
CHANNEL B
CHANNEL A
VID
ISOLATION
TRANSFORMER
One can use the full-load condition to calculate R droop . For
example, given I omax = 50A, I droopmax = 45μA and LL = 2.1m Ω ,
Equation 32 gives R droop = 2.33k Ω .
CHANNEL A
NETWORK
ANALYZER
EXCITATION OUTPUT
CHANNEL B
It is recommended to start with the R droop value calculated by
Equation 32 and fine-tune it on the actual board to get accurate
load-line slope. One should record the output voltage readings at
no load and at full load for load-line slope calculation. Reading
the output voltage at lighter load instead of full load will increase
the measurement error.
Compensator
Figure 21 shows the desired load transient response waveforms.
Figure 27 shows the equivalent circuit of a voltage regulator (VR)
with the droop function. A VR is equivalent to a voltage source
FIGURE 28. LOOP GAIN T1(s) MEASUREMENT SET-UP
T1(s) is the total loop gain of the voltage loop and the droop loop.
It always has a higher crossover frequency than T2(s), therefore
has a higher impact on system stability.
T2(s) is the voltage loop gain with closed droop loop, thus having
a higher impact on output voltage response.
Design the compensator to get stable T1(s) and T2(s) with sufficient
phase margin and an output impedance equal to or smaller than
the load-line slope.
(= VID) and output impedance Z out (s). If Z out (s) is equal to the
load-line slope LL, i.e., a constant output impedance, then in the
L
V O
Z out (s) = LL
o
entire frequency range, V o will have a square response when I o
has a square change.
i
V IN
Q1
GATE Q2
DRIVER
C O
I O
LOAD LINE SLOPE
+
VID
VR
LOAD
V
o
MOD.
COMP
-
EA
+
VID
+
20 Ω
ISOLATION
FIGURE 27. VOLTAGE REGULATOR EQUIVALENT CIRCUIT
Intersil provides a Microsoft Excel-based spreadsheet to help
design the compensator and the current sensing network so that
VR achieves constant output impedance as a stable system.
LOOP GAIN =
CHANNEL B
CHANNEL A
CHANNEL A
NETWORK
ANALYZER
TRANSFORMER
CHANNEL B
EXCITATION OUTPUT
A VR with active droop function is a dual-loop system consisting of
a voltage loop and a droop loop, which is a current loop. However,
neither loop alone is sufficient to describe the entire system. The
spreadsheet shows two loop gain transfer functions, T1(s) and
T2(s), that describe the entire system. Figure 28 conceptually
shows T1(s) measurement set-up, and Figure 29 conceptually
shows T2(s) measurement set-up. The VR senses the inductor
current, multiplies it by a gain of the load-line slope, adds it on top
of the sensed output voltage, and then feeds it to the
compensator. T1 is measured after the summing node, and T2 is
30
FIGURE 29. LOOP GAIN T2(s) MEASUREMENT SET-UP
Current Balancing
Refer to Figures 14 through 20 for information on current
balancing. The ISL62771 achieves current balancing through
matching the ISEN pin voltages. R isen and C isen form filters to
remove the switching ripple of the phase node voltages. It is
recommended to use a rather long R isen C isen time constant,
such that the ISEN voltages have minimal ripple and represent
FN8321.2
September 12, 2013
相关PDF资料 |
PDF描述 |
|---|---|
| ISL62773IRZ-T | IC PWM REG MULTIPH AMD 48-QFN |
| ISL6277HRZ | IC PWM REG MULTIPH AMD 48-QFN |
| ISL62870HRUZ-T | IC REG CTRLR BUCK PWM 16-TQFN |
| ISL62872HRUZ-T | IC REG CTRLR BUCK PWM 20-TQFN |
| ISL62873HRUZ-T | IC REG CTRLR BUCK PWM 16UTQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL62771IRTZ-T | 功能描述:IC PWM CTRLR MULTIPHASE 40TQFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:Robust Ripple Regulator™ (R³) 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL62773 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Multiphase PWM Regulator for AMD Fusiona?￠ Desktop CPUs Using SVI 2.0 |
| ISL62773HRZ | 功能描述:电流型 PWM 控制器 MULTI-OUTPUT CNTRLR FOR AMD FUSION UP RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL62773HRZ-T | 功能描述:电流型 PWM 控制器 MULTI-OUTPUT CNTRLR FOR AMD FUSION UP RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| ISL62773IRZ | 功能描述:电流型 PWM 控制器 MULTI-OUTPUT CNTRLR FOR AMD FUSION UP RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。