参数资料
| 型号： | ISL6312AIRZ |
| 厂商： | Intersil |
| 文件页数： | 29/35页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，Intel VR10、VR11、AMD CPU |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.38 V ~ 1.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页
ISL6312A
and R 1 is being used, use Equation 42. If a resistor divider
R-C sense circuit consisting of R 1 , R 2 , and C 1 is being used,
use Equation 43.
R IOUT = --------------------------------
Δ V 1
Δ V 2
600 ? N
DCR ? I OCP
I OCP ≤ I OCP , min
(EQ. 42)
V OUT
R IOUT = -------------------------------- ? ? --------------------- ?
600 ? N ? R 1 + R 2 ?
DCR ? I OCP ? R 2 ?
I OCP > I OCP , min
(EQ. 43)
I TRAN
Δ I
FIGURE 19. TIME CONSTANT MISMATCH BEHAVIOR
Loadline Regulation Resistor
For loadline regulation a copy of the internal average sense
current flows out of the FB pin across the loadline
regulation resistor, labeled R FB in Figure 6. This resistor ’s
value sets the desired loadline required for the application.
Compensation
The two opposing goals of compensating the voltage
regulator are stability and speed.
The load-line regulated converter behaves in a similar
manner to a peak current mode controller because the two
poles at the output filter L-C resonant frequency split with the
introduction of current information into the control loop. The
final location of these poles is determined by the system
function, the gain of the current signal, and the value of the
compensation components, R C and C C .
R LL = -------------------------
V DROOP
I FL
The desired loadline, R LL , can be calculated by the following
equation where V DROOP is the desired droop voltage at the
full load current I FL .
(EQ. 39)
R C
C 2 (OPTIONAL)
C C
COMP
FB
Based on the desired loadline, the loadline regulation
resistor, R FB , can be calculated from Equation 40 or
Equation 41, depending on the R-C current sense circuitry
being employed. If a basic R-C sense circuit consisting of C 1
and R 1 is being used, use Equation 40. If a resistor divider
R-C sense circuit consisting of R 1 , R 2 , and C 1 is being used,
use Equation 41.
ISL6312A
R FB
VDIFF
FIGURE 20. COMPENSATION CONFIGURATION FOR
LOAD-LINE REGULATED ISL6312A CIRCUIT
R FB = ----------------------------------
R LL ? N ? 300 ? ( R 1 + R 2 )
DCR ? R 2
R LL ? N ? 300
DCR
R FB = ----------------------------------------------------------------
(EQ. 40)
(EQ. 41)
Since the system poles and zero are affected by the values
of the components that are meant to compensate them, the
solution to the system equation becomes fairly complicated.
Fortunately, there is a simple approximation that comes very
close to an optimal solution. Treating the system as though it
were a voltage-mode regulator, by compensating the L-C
In Equations 40 and 41, R LL is the loadline resistance; N is
the number of active channels; DCR is the DCR of the
individual output inductors; and R 1 and R 2 are the current
sense R-C resistors.
IOUT Pin Resistor
A copy of the average sense current flows out of the IOUT
pin, and a resistor, R IOUT , placed from this pin to ground can
be used to set the overcurrent protection trip level. Based on
the desired overcurrent trip threshold, I OCP , the IOUT pin
resistor, R IOUT , can be calculated from Equation 42 or
Equation 43, depending on the R-C current sense circuitry
being employed. If a basic R-C sense circuit consisting of C 1
29
poles and the ESR zero of the voltage mode approximation,
yields a solution that is always stable with very close to ideal
transient performance.
Select a target bandwidth for the compensated system, f 0 .
The target bandwidth must be large enough to assure
adequate transient performance, but smaller than 1/3 of the
per-channel switching frequency. The values of the
compensation components depend on the relationships of f 0
to the L-C pole frequency and the ESR zero frequency. For
each of the following three, there is a separate set of
equations for the compensation components.
FN9290.5
February 1, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6312CRZ-TR5312 | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| ISL6313BIRZ | IC CTRLR PWM 2PHASE BUCK 36-QFN |
| ISL6313IRZ | IC CTRLR PWM 2PHASE BUCK 36-QFN |
| ISL6314IRZ | IC CTRLR PWM 1PHASE BUCK 32-QFN |
| ISL6315IRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6312AIRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6312CRZ | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
| ISL6312CRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6312CRZ-TK | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6312CRZ-TR5312 | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。