- 您现在的位置：买卖IC网 > PDF目录15167 > ISL6316CRZ (Intersil)IC REG CTRLR BUCK PWM VM 40-QFN PDF资料下载
参数资料
| 型号： | ISL6316CRZ |
| 厂商： | Intersil |
| 文件页数： | 15/29页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 40-QFN |
| 标准包装： | 50 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 275kHz |
| 占空比： | 66.7% |
| 电源电压： | 4.75 V ~ 5.25 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ISL6316
or the integrated temperature compensation function of
ISL6316 should be utilized. The integrated temperature
compensation function is described in the Temperature
EXTERNAL CIRCUIT
R C C C
COMP
ISL6316 INTERNAL CIRCUIT
Compensation section.
DAC
Channel-Current Balance
The sensed current I n from each active channel are summed
together and divided by the number of active channels. The
R REF
C REF
REF
+
V COMP
resulting average current I AVG provides a measure of the total
load current. Channel current balance is achieved by
comparing the sampled current of each channel to the
average current to make an appropriate adjustment to the
WPM duty cycle of each channel. Intersil’s patented current-
R FB
+
V DROOP
-
FB
IDROOP
VDIFF
I AVG
-
ERROR AMPLIFIER
balance method is illustrated in Figure 7. In the figure, the
average current combines with the channel 1 current I 1 to
create an error signal I ER . The filtered error signal modifies
the pulse width commanded by V COMP to correct any
unbalance and force I ER toward zero. The same method for
error signal correction is applied to each active channel.
V OUT +
V OUT -
VSEN
RGND
+
-
DIFFERENTIAL
REMOTE-SENSE
AMPLIFIER
V COMP
+
-
+
-
PWM1
FIGURE 8. OUTPUT VOLTAGE AND LOAD-LINE
REGULATION WITH OFFSET ADJUSTMENT
FILTER F(J Ω )
SAWTOOTH SIGNAL
The ISL6316 incorporates an internal differential remote-sense
amplifier in the feedback path. The amplifier removes the
I ER
+
-
I AVG
÷ N
Σ
I 4 *
I 3 *
I 2
voltage error encountered when measuring the output voltage
relative to the local controller ground reference point resulting in
a more accurate means of sensing output voltage. Connect the
microprocessor sense pins to the non-inverting input, VSEN,
and inverting input, RGND, of the remote-sense amplifier. The
I 1
NOTE: *CHANNELS 3 AND 4 ARE OPTIONAL.
FIGURE 7. CHANNEL-1 PWM FUNCTION AND CURRENT-
BALANCE ADJUSTMENT
Channel current balance is essential in achieving the thermal
advantage of multiphase operation. With good current
balance, the power loss is equally dissipated over multiple
devices and a greater area.
Voltage Regulation
The compensation network shown in Figure 8 assures that
the steady-state error in the output voltage is limited only to
the error in the reference voltage (output of the DAC) and
offset errors in the OFS current source, remote-sense and
error amplifiers. Intersil specifies the guaranteed tolerance of
the ISL6316 to include the combined tolerances of each of
these elements.
The output of the error amplifier, V COMP , is compared to the
sawtooth waveform to generate the PWM signals. The PWM
signals control the timing of the Intersil MOSFET drivers and
regulate the converter output to the specified reference
voltage. The internal and external circuitry which control
voltage regulation is illustrated in Figure 8.
15
remote-sense output, V DIFF , is connected to the inverting input
of the error amplifier through an external resistor.
A digital-to-analog converter (DAC) generates a reference
voltage based on the state of logic signals at pins VID7
through VID0. The DAC decodes the 6-bit logic signal (VID)
into one of the discrete voltages shown in Table 1. Each VID
input offers a 45 μ A pull-up to an internal 2.5V source for use
with open-drain outputs. The pull-up current diminishes to
zero above the logic threshold to protect voltage-sensitive
output devices. External pull-up resistors can augment the
pull-up current sources if case leakage into the driving device
is greater than 45 μ A.
FN9227.1
December 12, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| ESC30DREN | CONN EDGECARD 60POS .100 EYELET |
| SLP392M050A7P3 | CAP ALUM 3900UF 50V 20% SNAP |
| EBC65DREN | CONN EDGECARD 130POS .100 EYELET |
| SLP103M025E3P3 | CAP ALUM 10000UF 25V 20% SNAP |
| ECM24DTKT | CONN EDGECARD 48POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6316CRZ-T | 功能描述:软开关 PWM 控制器 W/ANNEAL ISL6306 4-PHS VR11 CNTRLRCOM RoHS:否 制造商:Fairchild Semiconductor 输出端数量: 输出电流: 开关频率: 工作电源电压:30 V 电源电流: 最大工作温度:+ 105 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel |
| ISL6316IRZ | 功能描述:软开关 PWM 控制器 W/ANNEAL 4-PHS VR11 CNTRLR INDUSTRIAL RoHS:否 制造商:Fairchild Semiconductor 输出端数量: 输出电流: 开关频率: 工作电源电压:30 V 电源电流: 最大工作温度:+ 105 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel |
| ISL6316IRZ-T | 功能描述:软开关 PWM 控制器 W/ANNEAL ISL6306 CNTRLR INDUSTRIAL RoHS:否 制造商:Fairchild Semiconductor 输出端数量: 输出电流: 开关频率: 工作电源电压:30 V 电源电流: 最大工作温度:+ 105 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Reel |
| ISL6322CRZ | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6322CRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。