参数资料
型号: ISL6334ACRZ-TR5368
厂商: Intersil
文件页数: 20/31页
文件大小: 0K
描述: IC CTRLR PWM 4PHASE BUCK 40QFN
标准包装: 4,000
应用: 控制器,Intel VR11.1
输入电压: 3 V ~ 12 V
输出数: 1
输出电压: 0.5 V ~ 1.6 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 40-VFQFN 裸露焊盘
供应商设备封装: 40-QFN(6x6)
包装: 带卷 (TR)
ISL6334AR5368
Assuming the microprocessor controls the VID change at
VCC
1-bit every t VID , the relationship between the time constant
of R REF and C REF network and t VID is given by Equation 13.
(EQ. 13)
C REF R REF = t VID
ISL6334AR5368
INTERNAL CIRCUIT
EXTERNAL CIRCUIT
+ 12 V
During dynamic VID transition and VID steps up, the
overcurrent trip point increases by 140% to avoid falsely
triggering OCP circuits, while the overvoltage trip point is set
to its maximum VID OVP trip level. If the dynamic VID occurs
at PSI# asserted, the system should exit PSI# and complete
the transition, and then resume PSI# operation 50μs after
POR
CIRCUIT
ENABLE
COMPARATOR
+
-
0.875V
100k Ω
EN_PWR
9.1k Ω
the transition.
Operation Initialization
Prior to converter initialization, proper conditions must exist
on the enable inputs and VCC. When the conditions are met,
the controller begins soft-start. Once the output voltage is
within the proper window of operation, VR_RDY asserts
logic high.
Enable and Disable
While in shutdown mode, the PWM outputs are held in a high-
SOFT-START
AND
FAULT LOGIC
+
-
0.875V
EN_VTT
impedance state to assure the drivers remain off. The following
input conditions must be met before the ISL6334AR5368 is
released from shutdown mode.
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this
threshold is reached, proper operation of all aspects of
the ISL6334AR5368 are guaranteed. Hysteresis
between the rising and falling thresholds assure that once
enabled, ISL6334AR5368 will not inadvertently turn off
unless the bias voltage drops substantially (see
“Electrical Specifications” table beginning on page 8).
2. The ISL6334AR5368 features an enable input
(EN_PWR) for power sequencing between the controller
bias voltage and another voltage rail. The enable
comparator holds the ISL6334AR5368 in shutdown until
the voltage at EN_PWR rises above 0.875V. The enable
comparator has about 130mV of hysteresis to prevent
FIGURE 8. POWER SEQUENCING USING THRESHOLD-
SENSITIVE ENABLE (EN) FUNCTION
Soft-Start
ISL6334AR5368 based VR has 4 periods during soft-start, as
shown in Figure 9. After VCC, EN_VTT and EN_PWR reach
their POR/enable thresholds, the controller will have a fixed
delay period t D1 . After this delay period, the VR will begin first
soft-start ramp until the output voltage reaches 1.1V Vboot
voltage. Then, the controller will regulate the VR voltage at 1.1V
for another fixed period t D3 . At the end of t D3 period,
ISL6334AR5368 reads the VID signals. If the VID code is valid,
ISL6334AR5368 will initiate the second soft-start ramp until the
voltage reaches the VID voltage minus offset voltage.
The soft-start time is the sum of the 4 periods as shown in
Equation 14.
bounce. It is important that the driver reach their POR
level before the ISL6334AR5368 becomes enabled. The
t SS = t D1 + t D2 + t D3 + t D4
(EQ. 14)
t D2 = ------------------------ ( μ s )
6.25x25
schematic in Figure 8 demonstrates sequencing the
ISL6334AR5368 with the ISL66xx family of Intersil
MOSFET drivers, which require 12V bias.
3. The voltage on EN_VTT must be higher than 0.875V to
enable the controller. This pin is typically connected to the
output of VTT VR.
When all conditions previously mentioned are satisfied,
ISL6334AR5368 begins the soft-start and ramps the output
voltage to 1.1V first. After remaining at 1.1V for some time,
ISL6334AR5368 reads the VID code at VID input pins. If the
VID code is valid, ISL6334AR5368 will regulate the output to
the final VID setting. If the VID code is OFF code,
ISL6334AR5368 will shut down, and cycling VCC, EN_PWR
or EN_VTT is needed to restart.
20
t D1 is a fixed delay with the typical value as 1.36ms. t D3 is
determined by the fixed 85μs plus the time to obtain valid
VID voltage. If the VID is valid before the output reaches the
1.1V, the minimum time to validate the VID input is 500ns.
Therefore, the minimum t D3 is about 86μs.
During t D2 and t D4 , ISL6334AR5368 digitally controls the
DAC voltage change at 6.25mV per step. The time for each
step is determined by the frequency of the soft-start oscillator,
which is defined by the resistor R SS from SS pin to GND. The
second soft-start ramp time t D2 and t D4 can be calculated
based on Equations 15 and 16:
1.1xR SS
(EQ. 15)
FN6839.2
September 7, 2010
相关PDF资料
PDF描述
LT3015IMSE#PBF IC REG LDO NEG ADJ 1.5A 12MSOP
LT3015ET#PBF IC REG LDO NEG ADJ 1.5A 5-TO220
ESM24DRMD CONN EDGECARD 48POS .156 WW
GSC50DREI-S13 CONN EDGECARD 100PS .100 EXTEND
EL7586ILZ-T7 IC POWER SUPPLY TFT-LCD 20-QFN
相关代理商/技术参数
参数描述
ISL6334ACRZ-TR5453 制造商:Intersil Corporation 功能描述:STD. ISL6334ACRZ-T W/GOLD BOND WIRE ONLY T&R - Tape and Reel
ISL6334AIRZ 功能描述:IC CTRLR PWM 4PHASE BUCK 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6334AIRZR5368 功能描述:IC CTRLR PWM 4PHASE BUCK 40QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6334AIRZ-T 功能描述:IC CTRLR PWM 4PHASE BUCK 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6334AIRZ-TR5368 功能描述:IC CTRLR PWM 4PHASE BUCK 40QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件