参数资料
型号: ISL6540AIRZA-T
厂商: Intersil
文件页数: 10/22页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 28-QFN
产品培训模块: Solutions for Industrial Control Applications
标准包装: 1
PWM 型: 电压模式
输出数: 1
频率 - 最大: 2MHz
占空比: 100%
电源电压: 2.97 V ~ 22 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 28-VFQFN 裸露焊盘
包装: 标准包装
产品目录页面: 1243 (CN2011-ZH PDF)
其它名称: ISL6540AIRZA-TDKR
ISL6540A
transient voltages that could result in electrical overstress
(EOS) damage. It is recommended that a 1k Ω resistor be
placed in series with this pin.
VFF (Pin 13)
The voltage at this pin is used for input voltage feed-forward
compensation and sets the internal oscillator ramp
peak-to-peak amplitude at 0.16*VFF. An external RC filter
may be required at this pin in noisy input environments. The
minimum recommended VFF voltage is 2.97V.
VIN (Pin 14, Internal Linear Regulator Input)
This pin should be tied directly to the input rail when using
the internal or external linear regulator options. It provides
power to the External/Internal linear drive circuitry. When
used with an external 3.3V to 5V supply, this pin should be
tied directly to PVCC.
LIN_DRV (Pin 15, External Linear Regulator Drive)
This pin allows the use of an external pass element to power
the IC for input voltages above 5.0V. It should be connected
to GND when using an external 5V supply or the internal
linear regulator. When using the external linear regulator
option, this pin should be connected to the gate of a PMOS
pass element, a pull-up resistor must be connected between
the PMOS device’s gate and source for proper operation.
PVCC (Pin 16, Driver Bias Voltage)
This pin is the output of the internal series linear regulator. It
also provides the bias for both low side and high side
MOSFET drivers. The maximum voltage differential between
PVCC and PGND is 6V. Its recommended operational
voltage range is 2.9V to 5.5V. At minimum, a 10μF capacitor
is required for decoupling PVCC to PGND. For proper
operation the PVCC capacitor should be located next to the
PVCC and the PGND pins and should be connected to these
pins with dedicated traces.
LGATE (Pin 17)
This pin provides the drive for the low side MOSFET and
should be connected to its gate.
PGND (Pin 18, Power Ground)
This pin connects to the low side MOSFET's source and
provides the ground return path for the lower MOSFET driver
and internal power circuitries. In addition, PGND is the return
path for the low side MOSFET’s r DS(ON) current sensing
circuit.
PHASE (Pin 19)
This pin connects to the source of the high side MOSFET
and the drain of the low side MOSFET. This pin represents
the return path for the high side gate driver. During normal
switching, this pin is used for high side and low side current
UGATE (Pin 20)
This pin provides the drive for the high side MOSFET and
should be connected to its gate.
BOOT (Pin 21)
This pin provides the bootstrap bias for the high side driver.
The absolute maximum voltage differential between BOOT
and PHASE is 6.0V (including the voltage added due to the
overcharging of the bootstrap capacitor); its operational
voltage range is 2.5V to 5.5V with respect to PHASE. Should
overcharging of the BOOT capacitor occur, it is
recommended that a 2.2 Ω resistor be placed in series with
the bootstrap diode.
HSOC (Pin 22)
The high side sourcing current limit is set by connecting this
pin with a resistor and capacitor to the drain of the high side
MOSFET. A 100μA current source develops a voltage
across the resistor which is then compared with the voltage
developed across the high side MOSFET. An initial ~120ns
blanking period is used to eliminate sampling error due to
the switching noise before the current is measured.
LSOC (Pin 23)
The low side source and sinking current limit is set by
placing a resistor (R LSOC ) and capacitor between this pin
and PGND. A 100μA current source develops a voltage
across R LSOC which is then compared with the voltage
developed across the low side MOSFET when on. The
sinking current limit is set at 1x of the nominal sourcing limit
in ISL6540A. An initial ~120ns blanking period is used to
eliminate the sampling error due to switching noise before
the current is measured.
FS (Pin 24)
This pin provides oscillator switching frequency adjustment
by placing a resistor (R FS ) from this pin to GND.
COMP (Pin 25)
This pin is the error amplifier output. It should be connected
to the FB pin through the desired compensation network.
FB (Pin 26)
This pin is the inverting input of the error amplifier and has a
maximum usable voltage of VCC - 1.8V. When using the
internal differential remote sense functionality, this pin
should be connected to VMON by a standard feedback
network. In the event the remote sense buffer is disabled,
the VMON pin should be connected to VOUT by a resistor
divider along with FB’s compensation network.
GND (Pin 27, Analog Ground)
Signal ground for the IC. All voltage levels are measured
with respect to this pin. This pin should not be left floating.
sensing.
VMON (Pin 28)
This pin is the output of the differential remote sense
instrumentation amplifier. It is connected internally to the
10
FN6288.5
October 7, 2008
相关PDF资料
PDF描述
ISL65426HRZ IC REG BUCK SYNC ADJ 6A DL 50QFN
ISL6545IBZ-T IC REG CTRLR BUCK PWM VM 8-SOIC
ISL6548ACRZA-T IC REG/CTLR ACPI DUAL DDR 28QFN
ISL6548CRZA IC REG/CTRLR ACPI DUAL DDR 28QFN
ISL6551IR-T IC REG CTRLR FLYBACK PWM 28-QFN
相关代理商/技术参数
参数描述
ISL6540AIRZR5359 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述:
ISL6540AIRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6540AIRZ-TR5359 制造商:Intersil Corporation 功能描述:
ISL6540AIRZ-TR5453 制造商:Intersil Corporation 功能描述:STD. ISL6540AIRZ-T WITH GOLD BOND WIRE ONLY - Tape and Reel
ISL6540CRZ 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Rail/Tube