参数资料
| 型号： | ISL6540AIRZA-T |
| 厂商： | Intersil |
| 文件页数： | 13/22页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 28-QFN |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 1 |
| PWM 型： | 电压模式 |
| 输出数： | 1 |
| 频率 - 最大： | 2MHz |
| 占空比： | 100% |
| 电源电压： | 2.97 V ~ 22 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-VFQFN 裸露焊盘 |
| 包装： | 标准包装 |
| 产品目录页面： | 1243 (CN2011-ZH PDF) |
| 其它名称： | ISL6540AIRZA-TDKR |
ISL6540A
point varies mainly due to the MOSFETs r DS(ON) variations
and system noise. To avoid overcurrent tripping in the
normal operating load range, find the R HSOC and/or R LSOC
resistor from the previous detailed equations with:
1. Maximum r DS(ON) at the highest junction temperature.
2. Minimum I LSOC and/or I HSOC from specification table on
3. Determine the overcurrent trip point greater than the
maximum output continuous current at maximum
inductor ripple current.
Frequency Programming
By tying a resistor to GND from FS pin, the switching
frequency can be set between 250kHz and 2MHz.
80
60
40
30
20
10
7
5
Oscillator/VFF
200k
300k
400k
600k
800k 1M
2M
The Oscillator is a triangle waveform, providing for leading
and falling edge modulation. The bottom of the oscillator
waveform is set at 1.0V. The ramp's peak-to-peak amplitude
FREQUENCY (Hz)
FIGURE 4. R FS RESISTANCE vs FREQUENCY
is determined from the voltage on the VFF (Voltage
Feed-Forward) pin. See Equation 6:
Fs [ Hz ] ≈ 1.178 × 10
10
? R T [ Ω ]
– 0.973
(R T TO GND) (EQ. 7)
Δ Vosc = 0.16 ? VFF
(EQ. 6)
Internal Series Linear Regulator
An internal RC filter of 233k Ω and 2pF (341kHz) provides
filtering of the VFF voltage. An external RC filter may be
required to augment this filter in the event that it is
insufficient to prevent noise injection or control loop
interactions. Voltages below 2.9V on the VFF pin may result
in undesirable operation due to extremely small peak to
peak oscillator waveforms. The oscillator waveform should
not exceed VCC -1.0V. For high VFF voltages the
internal/external 5.5V linear regulator should be used. 5.5V
on VCC provides sufficient headroom for 100% duty cycle
operation when using the maximum VFF voltage of 22V. In
the event of sustained 100% duty cycle operation, defined as
32-clock cycles where no LG pulse is detected, LG will be
pulsed on to refresh the design’s bootstrap capacitor.
13
The VIN pin is connected to PVCC with a 2 Ω internal series
linear regulator, which is internally compensated. The
external series linear regulator option should be used for
applications requiring pass elements of less than 2 Ω . When
using the internal regulator, the LIN_DRV pin should be
connected directly to GND. The PVCC and VIN pins should
have a bypass capacitor (at least 10μF on PVCC is required)
connected to PGND. For proper operation the PVCC
capacitor must be within 150 mils of the PVCC and the
PGND pins, and be connected to these pins with dedicated
traces. The internal series linear regulator ’s input (VIN) can
range between 3.3V to 20V ±10%. The internal linear
regulator is to provide power for both the internal MOSFET
drivers through the PVCC pin and the analog circuitry
through the VCC pin. The VCC pin should be connected to
the PVCC pin with an RC filter to prevent high frequency
driver switching noise from entering the analog circuitry.
When VIN drops below 5.5V, the pass element will saturate;
PVCC will track VIN, minus the dropout of the linear
regulator: PVCC = VIN-2xI VIN . When used with an external
5V supply, the VIN pin should be tied directly to PVCC.
At start-up (PVCC = 0V and VIN = 0V) the DV/DT on VIN
should be kept below 1V/μs to prevent electrical overstress
on PVCC. Care should be taken to keep the DV/DT on VIN
below 0.05V/μs if the initial steady state voltage on PVCC is
above 2.0V, as electrical overstress on PVCC is otherwise
possible.
External Series Linear Regulator
The LIN_DRV pin provides sinking drive capability for an
external pass element linear regulator controller. The
external linear options are especially useful when the
FN6288.5
October 7, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| ISL65426HRZ | IC REG BUCK SYNC ADJ 6A DL 50QFN |
| ISL6545IBZ-T | IC REG CTRLR BUCK PWM VM 8-SOIC |
| ISL6548ACRZA-T | IC REG/CTLR ACPI DUAL DDR 28QFN |
| ISL6548CRZA | IC REG/CTRLR ACPI DUAL DDR 28QFN |
| ISL6551IR-T | IC REG CTRLR FLYBACK PWM 28-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6540AIRZR5359 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
| ISL6540AIRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6540AIRZ-TR5359 | 制造商:Intersil Corporation 功能描述: |
| ISL6540AIRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6540AIRZ-T WITH GOLD BOND WIRE ONLY - Tape and Reel |
| ISL6540CRZ | 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。