参数资料
型号: ISL6540AIRZA-T
厂商: Intersil
文件页数: 9/22页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 28-QFN
产品培训模块: Solutions for Industrial Control Applications
标准包装: 1
PWM 型: 电压模式
输出数: 1
频率 - 最大: 2MHz
占空比: 100%
电源电压: 2.97 V ~ 22 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 28-VFQFN 裸露焊盘
包装: 标准包装
产品目录页面: 1243 (CN2011-ZH PDF)
其它名称: ISL6540AIRZA-TDKR
ISL6540A
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Noted. Parts are 100% tested at +25°C. Temperature
limits established by characterization and are not production tested. (Continued)
SYMBOL
V PG_DLY
I PG_LOW
I PG_MAX
V PG_MAX
PARAMETER
PGOOD Delay Threshold Voltage
PGOOD Low Output Voltage
Maximum Sinking Current
Maximum Open Drain Voltage
TEST CONDITIONS
I PGOOD = 5mA
V PGOOD = 0.8V
VCC = 3.3V
MIN
1.45
-
23
-
TYP
1.49
-
-
6
MAX
1.52
0.150
-
-
UNITS
V
V
mA
V
Functional Pin Description
VSEN+ (Pin 1)
This pin provides differential remote sense for the ISL6540A.
It is the positive input of a standard instrumentation amplifier
topology with unity gain, and should connect to the positive
rail of the load/processor. The voltage at this pin should be
set equal to the internal system reference voltage (0.591V
typical).
VSEN- (Pin 2)
This pin provides differential remote sense for the regulator.
It is the negative input of the instrumentation amplifier, and
should connect to the negative rail of the load/processor.
Typically 6μA is sourced from this pin. The output of the
remote sense buffer is disabled (High Impedance) by pulling
VSEN- to VCC.
REFOUT (Pin 3)
This pin connects to the unmargined system reference
through an internal buffer. It has a 19mA drive capability with
an output common mode range of GND to VCC. The
REFOUT buffer requires at least 1μF of capacitive loading to
be stable. This pin should not be left floating.
REFIN (Pin 4)
When the external reference pin (REFIN) is NOT within
~1.8V of VCC, the REFIN pin is used as the system
reference instead of the internal 0.591V reference. The
recommended REFIN input voltage range is ~68mV to
VCC - 1.8V.
SS (Pin 5)
This pin provides soft-start functionality for the ISL6540A. A
capacitor connected to ground along with the internal 37μA
Operational Transconductance Amplifier (OTA), sets the
soft-start interval of the converter. This pin is directly
connected to the non-inverting input of the error amplifier. To
prevent noise injection into the error amplifier the SS
capacitor should be located next to the SS and GND pins.
OFS+ (Pin 6)
This pin sets the positive margining offset voltage. Resistors
should be connected to GND (R OFS+ ) and OFS- (R MARG )
from this pin. With MAR_CTRL logic low, the internal 0.591V
reference is developed at the OFS+ pin across resistor
R OFS+ . The voltage on OFS+ is driven from OFS- through
R MARG . The resulting voltage differential between OFS+
9
and OFS- is divided by 5 and imposed on the system
reference. The maximum designed offset of 1V between
OFS+ and OFS- pins translates to a 200mV offset.
OFS- (Pin 7)
This pin sets the negative margining offset voltage. Resistors
should be connected to GND (R OFS- ) and OFS+ (R MARG )
from this pin. With MAR_CTRL logic low, the internal 0.591V
reference is developed at the OFS- pin across resistor
R OFS- . The voltage on OFS- is driven from OFS+ through
R MARG . The resulting voltage differential between OFS+
and OFS- is divided by 5 and imposed on the system
reference. The maximum designed offset of -1V between
OFS+ and OFS- pins translates to a -200mV offset of the
system reference.
VCC (Pin 8, Analog Circuit Bias)
This pin provides power for the ISL6540A analog circuitry.
The pin should be connected to a 2.9V to 5.5V bias through
an RC filter from PVCC to prevent noise injection into the
analog circuitry. A 0.1μF capacitor is sufficient for decoupling
of the VCC pin. The time constant of the RC filter should be
no more than 10μs. This pin can be powered off the internal
or external linear regulator options.
MARCTRL (Pin 9)
The MARCTRL pin controls margining function, a logic high
enables positive margining, a logic low sets negative
margining, a high impedance disables margining.
PG_DLY (Pin 10)
Provides the ability to delay the output of the PGOOD
assertion by connecting a capacitor from this pin to GND. A
0.1μF capacitor produces approximately a 7ms delay.
PGOOD (Pin 11)
Provides an open drain Power-Good signal when the output
is within 9% of nominal output regulation point with 6%
hysteresis (15%/9%), and after soft-start is complete.
PGOOD monitors the VMON pin.
EN (Pin 12)
This pin is compared with an internal 0.50V reference and
enables the soft-start cycle. This pin also can be used for
voltage monitoring. A 10μA current source to GND is active
while the part is disabled, and is inactive when the part is
enabled. This provides functionality for programmable
hysteresis when the EN pin is used for voltage monitoring. In
many applications, this pin is susceptible to excessive
FN6288.5
October 7, 2008
相关PDF资料
PDF描述
ISL65426HRZ IC REG BUCK SYNC ADJ 6A DL 50QFN
ISL6545IBZ-T IC REG CTRLR BUCK PWM VM 8-SOIC
ISL6548ACRZA-T IC REG/CTLR ACPI DUAL DDR 28QFN
ISL6548CRZA IC REG/CTRLR ACPI DUAL DDR 28QFN
ISL6551IR-T IC REG CTRLR FLYBACK PWM 28-QFN
相关代理商/技术参数
参数描述
ISL6540AIRZR5359 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述:
ISL6540AIRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 28-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 包装:带卷 (TR)
ISL6540AIRZ-TR5359 制造商:Intersil Corporation 功能描述:
ISL6540AIRZ-TR5453 制造商:Intersil Corporation 功能描述:STD. ISL6540AIRZ-T WITH GOLD BOND WIRE ONLY - Tape and Reel
ISL6540CRZ 制造商:Intersil Corporation 功能描述:VOLT MODE PWM CNTRLR 0.6V TO 20V 30A 28QFN EP - Rail/Tube