参数资料
型号: ISL6561CR-T
厂商: Intersil
文件页数: 22/26页
文件大小: 0K
描述: IC CTRLR PWM MULTIPHASE 40-QFN
标准包装: 4,000
应用: 控制器,Intel VR10X
输入电压: 3 V ~ 12 V
输出数: 4
输出电压: 0.84 V ~ 1.6 V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 40-VFQFN 裸露焊盘
供应商设备封装: 40-QFN(6x6)
包装: 带卷 (TR)
ISL6561
C 2
26, R FB is selected arbitrarily. The remaining compensation
components are then selected according to Equations 26.
R 1 = R FB -----------------------------------------
C 1 = -----------------------------------------
C 1
R C
C C
COMP
FB
C ( ESR )
LC – C ( ESR )
LC – C ( ESR )
R FB
0.75V IN
C 2 = -------------------------------------------------------------------
( 2 π ) 0 HF LCR FB V PP
R 1
R FB
IDROOP
VDIFF
2 f f
V PP ? 2 π ? f 0 f HF LCR FB
R C = ---------------------------------------------------------------------
? 2 π f
HF LC – 1 ?
?
?
0.75 V
FIGURE 14. COMPENSATION CIRCUIT FOR ISL6561 BASED
CONVERTER WITHOUT LOAD-LINE
REGULATION
? ?
IN
2
0.75V IN ? 2 π f
HF LC – 1 ?
C C = -------------------------------------------------------------------
The optional capacitor C 2 , is sometimes needed to bypass
noise away from the PWM comparator (see Figure 13). Keep
a position available for C 2 , and be prepared to install a high-
frequency capacitor of between 22pF and 150pF in case any
?
?
( 2 π ) 2 f 0 f HF LCR FB V PP
(EQ. 26)
leading-edge jitter problem is noted.
nce selected, the compensation values in Equations 23
assure a stable converter with reasonable transient
performance. In most cases, transient performance can be
improved by making adjustments to R C . Slowly increase the
value of R C while observing the transient performance on an
oscilloscope until no further improvement is noted. Normally,
C C will not need adjustment. Keep the value of C C from
Equations 23 unless some performance issue is noted.
The optional capacitor C 2 , is sometimes needed to bypass
noise away from the PWM comparator (see Figure 12). Keep
a position available for C 2 , and be prepared to install a high-
frequency capacitor of between 22pF and 150pF in case any
trailing edge jitter problem is noted.
COMPENSATION WITHOUT LOAD-LINE REGULATION
The non load-line regulated converter is accurately modeled
as a voltage-mode regulator with two poles at the L-C
resonant frequency and a zero at the ESR frequency. A type
III controller, as shown in Figure 14, provides the necessary
compensation.
The first step is to choose the desired bandwidth, f 0 , of the
compensated system. Choose a frequency high enough to
assure adequate transient performance but not higher than 1/3
of the switching frequency. The type-III compensator has an
extra high-frequency pole, f HF . This pole can be used for added
noise rejection or to assure adequate attenuation at the error-
amplifier high-order pole and zero frequencies. A good general
rule is to chose f HF = 10f 0 , but it can be higher if desired.
Choosing f HF to be lower than 10f 0 can cause problems with
too much phase shift below the system bandwidth.
In the solutions to the compensation equations, there is a single
degree of freedom. For the solutions presented in Equations
22
In Equations 26, L is the per-channel filter inductance
divided by the number of active channels; C is the sum total
of all output capacitors; ESR is the equivalent-series
resistance of the bulk output-filter capacitance; and V PP is
the peak-to-peak sawtooth signal amplitude as described in
Figure 6 and Electrical Specifications .
Output Filter Design
The output inductors and the output capacitor bank together
form a low-pass filter responsible for smoothing the pulsating
voltage at the phase nodes. The output filter also must
provide the transient energy until the regulator can respond.
Because it has a low bandwidth compared to the switching
frequency, the output filter necessarily limits the system
transient response. The output capacitor must supply or sink
load current while the current in the output inductors
increases or decreases to meet the demand.
In high-speed converters, the output capacitor bank is
usually the most costly (and often the largest) part of the
circuit. Output filter design begins with minimizing the cost of
this part of the circuit. The critical load parameters in
choosing the output capacitors are the maximum size of the
load step, ? I; the load-current slew rate, di/dt; and the
maximum allowable output-voltage deviation under transient
loading, ? V MAX . Capacitors are characterized according to
their capacitance, ESR, and ESL (equivalent series
inductance).
At the beginning of the load transient, the output capacitors
supply all of the transient current. The output voltage will
initially deviate by an amount approximated by the voltage
drop across the ESL. As the load current increases, the
voltage drop across the ESR increases linearly until the load
current reaches its final value. The capacitors selected must
have sufficiently low ESL and ESR so that the total output-
FN9098.5
May 12, 2005
相关PDF资料
PDF描述
ISL6563IR-T IC CTRLR PWM MULTIPHASE 24-QFN
ISL6564AIRZ IC REG CTRLR BUCK PWM VM 40-QFN
ISL6564IR-T IC REG CTRLR BUCK PWM VM 40-QFN
ISL6565BCV-T IC REG CTRLR BUCK PWM VM 28TSSOP
ISL6566AIRZ IC CTRLR PWM 3PHASE BUCK 40-QFN
相关代理商/技术参数
参数描述
ISL6561CRZ 功能描述:IC CTRLR PWM MULTIPHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6561CRZ 制造商:Intersil Corporation 功能描述:Pulse Width Modulation (PWM) Controller
ISL6561CRZA 功能描述:IC CTRLR PWM MULTIPHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6561CRZA-T 功能描述:IC CTRLR PWM MULTIPHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6561CRZR5208 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: