- 您现在的位置：买卖IC网 > PDF目录20673 > ISL6754DBEVAL1Z (Intersil)BOARD DEMO FOR ISL6754 PDF资料下载
参数资料
| 型号： | ISL6754DBEVAL1Z |
| 厂商： | Intersil |
| 文件页数： | 13/19页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO FOR ISL6754 |
| 标准包装： | 1 |
| 系列： | * |
ISL6754
V e = ------------------------------------------ ? -------- ? --- + D – 0.5 ?
N P ? π
?
N CT ? L O
Slope Compensation
Peak current-mode control requires slope compensation to
improve noise immunity, particularly at lighter loads, and to
prevent current loop instability, particularly for duty cycles
greater than 50%. Slope compensation may be
accomplished by summing an external ramp with the current
feedback signal or by subtracting the external ramp from the
voltage feedback error signal. Adding the external ramp to
the current feedback signal is the more popular method.
From the small signal current-mode model [1] it can be
shown that the naturally-sampled modulator gain, Fm,
without slope compensation, is:
V n can be solved for in terms of input voltage, current
transducer components, and output inductance yielding:
T SW ? V O ? R CS N S 1
V (EQ. 15)
where R CS is the current sense burden resistor, N CT is the
current transformer turns ratio, L O is the output inductance,
V O is the output voltage, and N S and N P are the secondary
and primary turns, respectively.
The inductor current, when reflected through the isolation
transformer and the current sense transformer to obtain the
current feedback signal at the sense resistor yields:
Fm = --------------------
N S ? R CS ? D ? T SW ? N S ? ?
N P ? N CT ?
V CS = ------------------------ ? I O + --------------------- ? V IN ? -------- – V O ? ?
1
SnTsw
(EQ. 9)
2L O ? N P ? ?
V
(EQ. 16)
where Sn is the slope of the sawtooth signal and Tsw is the
duration of the half-cycle. When an external ramp is added,
the modulator gain becomes:
where V CS is the voltage across the current sense resistor
and I O is the output current at current limit.
Fm = --------------------------------------- = ----------------------------
m c SnTsw
1 1
( Sn + Se ) Tsw
(EQ. 10)
Since the peak current limit threshold is 1.00V, the total
current feedback signal plus the external ramp voltage must
sum to this value.
where Se is slope of the external ramp and
V e + V CS = 1
(EQ. 17)
m c = 1 + -------
Se
Sn
(EQ. 11)
Substituting Equations 15 and 16 into Equation 17 and
N P ? N CT 1
R CS = ------------------------ ? ------------------------------------------------------
I O + -------- T SW ? --- + ---- ?
L ? π 2 ?
The criteria for determining the correct amount of external
ramp can be determined by appropriately setting the
damping factor of the double-pole located at half the
oscillator frequency. The double-pole will be critically
solving for R CS yields:
N S V O 1 D
O
Ω
(EQ. 18)
damped if the Q-factor is set to 1, and over-damped for
Q > 1, and under-damped for Q < 1. An under-damped
condition can result in current loop instability.
For simplicity, idealized components have been used for this
discussion, but the effect of magnetizing inductance must be
Q = -------------------------------------------------
1
π ( m c ( 1 – D ) – 0.5 )
(EQ. 12)
considered when determining the amount of external ramp
to add. Magnetizing inductance provides a degree of slope
compensation to the current feedback signal and reduces
where D is the percent of on time during a half cycle. Setting
Q = 1 and solving for S e yields:
the amount of external ramp required. The magnetizing
inductance adds primary current in excess of what is
reflected from the inductor current in the secondary.
S e = S n ? ? --- + 0.5 ? ------------- – 1 ?
Δ I P = -------------------------------
1 1
? ? π ? 1 – D ?
(EQ. 13)
V IN ? DT SW
L m
A
(EQ. 19)
V e = V n ? ? --- + 0.5 ? ------------- – 1 ?
? ? π
? 1 – D
?
Δ I P ? R CS
Δ V CS = --------------------------
V
Since S n and S e are the on time slopes of the current ramp
and the external ramp, respectively, they can be multiplied
by T ON to obtain the voltage change that occurs during T ON .
1 1
(EQ. 14)
where V n is the change in the current feedback signal during
the on time and V e is the voltage that must be added by the
external ramp.
13
where V IN is the input voltage that corresponds to the duty
cycle D and L m is the primary magnetizing inductance. The
effect of the magnetizing current at the current sense
resistor, R CS , is:
(EQ. 20)
N CT
FN6754.1
September 29, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| C0603C0G1E6R2D | CAP CER 6.2PF 25V NP0 0201 |
| VI-J63-CX-F4 | CONVERTER MOD DC/DC 24V 75W |
| ISL6612ACBZA-T | IC MOSFET DRVR SYNC BUCK 8-SOIC |
| TC1313-ZA0EUNTR | IC REG DL BCK/LINEAR SYNC 10MSOP |
| M7VXK-0906R | D-SUB CABLE - MMU09K/MC10M/X |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6755AAZA | 功能描述:IC REG CTRLR PWM CM/VM 20-QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6755AAZA-T | 功能描述:IC REG CTRLR PWM CM/VM 20-QSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6801AB | 功能描述:IC DRIVER HI-SIDE HI VOLT 8-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263 包装:管件 |
| ISL6801ABT | 功能描述:IC DRIVER HISIDE BOOTSTRAP 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - MOSFET，电桥驱动器 - 外部开关 系列:- 标准包装:50 系列:- 配置:低端 输入类型:非反相 延迟时间:40ns 电流 - 峰:9A 配置数:1 输出数:1 高端电压 - 最大（自引导启动）:- 电源电压:4.5 V ~ 35 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-263-6，D²Pak（5 引线+接片），TO-263BA 供应商设备封装:TO-263 包装:管件 |
| ISL6801ABTS2357 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intersil Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。