- 您现在的位置：买卖IC网 > PDF目录20672 > ISL8102EVAL1 (Intersil)EVAL BOARD 1 FOR ISL8102 PDF资料下载
参数资料
| 型号： | ISL8102EVAL1 |
| 厂商： | Intersil |
| 文件页数： | 18/27页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD 1 FOR ISL8102 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
ISL8102
When the upper MOSFET turns off, the lower MOSFET does
not conduct any portion of the inductor current until the
voltage at the phase node falls below ground. Once the
lower MOSFET begins conducting, the current in the upper
MOSFET falls to zero as the current in the lower MOSFET
ramps up to assume the full inductor current. In Equation 16,
the required time for this commutation is t 1 and the
approximated associated power loss is P UP,1 .
When designing the ISL8102 into an application, it is
recommended that the following calculation is used to
ensure safe operation at the desired frequency for the
selected MOSFETs. The total gate drive power losses,
P Qg_TOT , due to the gate charge of MOSFETs and the
integrated driver ’s internal circuitry and their corresponding
average driver current can be estimated with Equations 20
and 21, respectively.
I P –
I M
P UP , 1 ≈ V IN ? ? ------ + ------------- P - ? ? ? ---- 1 ? ? F SW
P Qg_Q1 = --- ? Q G1 ? PVCC ? F SW ? N Q1 ? N PHASE
? N 2 ? ? 2 ?
? t ?
(EQ. 16)
P Qg_TOT = P Qg_Q1 + P Qg_Q2 + I Q ? VCC
3
2
(EQ. 20)
At turn on, the upper MOSFET begins to conduct and this
transition occurs over a time t 2 . In Equation 17, the
approximate power loss is P UP,2 .
P Qg_Q2 = Q G2 ? PVCC ? F SW ? N Q2 ? N PHASE
P UP , 2 ≈ V IN ? ? ------ – ------------- P - ? ? ? ---- 2 ? ? F SW
I DR = ? --- ? Q G1 ? N
? I M I P – ? ? t ?
? N 2 ? ? 2 ?
(EQ. 17)
3
? 2
Q1
?
+ Q G2 ? N Q2 ? ? N PHASE ? F SW + I Q
(EQ. 21)
P UP , 3 = V IN ? Q rr ? F SW
A third component involves the lower MOSFET
reverse-recovery charge, Q rr . Since the inductor current has
fully commutated to the upper MOSFET before the
lower-MOSFET body diode can recover all of Q rr , it is
conducted through the upper MOSFET across VIN. The
power dissipated as a result is P UP,3 .
(EQ. 18)
Finally, the resistive part of the upper MOSFET is given in
Equation 19 as P UP,4 .
In Equations 20 and 21, P Qg_Q1 is the total upper gate drive
power loss and P Qg_Q2 is the total lower gate drive power
loss; the gate charge (Q G1 and Q G2 ) is defined at the
particular gate to source drive voltage PVCC in the
corresponding MOSFET data sheet; I Q is the driver total
quiescent current with no load at both drive outputs; N Q1 and
N Q2 are the number of upper and lower MOSFETs per phase,
respectively; N PHASE is the number of active phases. The
I Q* VCC product is the quiescent power of the controller
without capacitive load and is typically 75mW at 300kHz.
The total gate drive power losses are dissipated among the
? I M ?
P UP , 4 ≈ r DS ( ON ) ? d ? ? ------ ?
I P – 2
? N ?
2
+ ------------- P -
12
(EQ. 19)
resistive components along the transition path and in the
bootstrap diode. The portion of the total power dissipated in
the controller itself is the power dissipated in the upper drive
The total power dissipated by the upper MOSFET at full load
can now be approximated as the summation of the results
from Equations 16, 17, 18 and 19. Since the power
equations depend on MOSFET parameters, choosing the
correct MOSFETs can be an iterative process involving
repetitive solutions to the loss equations for different
MOSFETs and different switching frequencies.
Package Power Dissipation
When choosing MOSFETs it is important to consider the
amount of power being dissipated in the integrated drivers
path resistance, P DR_UP , the lower drive path resistance,
P DR_LOW , and in the boot strap diode, P BOOT . The rest of
the power will be dissipated by the external gate resistors
(R G1 and R G2 ) and the internal gate resistors (R GI1 and
R GI2 ) of the MOSFETs. Figures 15 and 16 show the typical
upper and lower gate drives turn-on transition path. The total
power dissipation in the controller itself, P DR , can be roughly
estimated as shown in Equation 22.
.
P DR = P DR_UP + P DR_LOW + P BOOT + ( I Q ? VCC )
P BOOT = ---------------------
P DR_UP = ? -------------------------------------- + ---------------------------------------- ? ? ---------------------
? R HI1 + R EXT1 R LO1 + R EXT1 ?
P DR_LOW = ? -------------------------------------- + ---------------------------------------- ? ? ---------------------
? R HI2 + R EXT2 R LO2 + R EXT2 ?
located in the controller. Since there are a total of two drivers
in the controller package, the total power dissipated by both
drivers must be less than the maximum allowable power
dissipation for the QFN package.
Calculating the power dissipation in the drivers for a desired
application is critical to ensure safe operation. Exceeding the
maximum allowable power dissipation level will push the IC
beyond the maximum recommended operating junction
temperature of +125°C. The maximum allowable IC power
P Qg_Q1
3
? R HI1 R LO1 ? P Qg_Q1
? R HI2 R LO2 ? P Qg_Q2
3
2
(EQ. 22)
R EXT1 = R G1 + -------------
N
R EXT2 = R G2 + -------------
N
dissipation for the 5x5 QFN package is approximately 4W at
for thermal transfer improvement suggestions.
18
R GI1
Q1
R GI2
Q2
FN9247.1
July 28, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| T95S685M6R3HSAL | CAP TANT 6.8UF 6.3V 20% 1507 |
| VI-J63-CX-F3 | CONVERTER MOD DC/DC 24V 75W |
| F951D106KBAAQ2 | CAP TANT 10UF 20V 10% 1210 |
| TTN2.00SV50 | 2" THERMASHIELD TUBE SILVER 50' |
| MAX4210BEUA+T | IC CURRENT MONITOR 1.5% 8MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8102IRZ | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL8102IRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL8103 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Three-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers |
| ISL8103CRZ | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
| ISL8103CRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。