参数资料
型号: ISL8102EVAL1
厂商: Intersil
文件页数: 21/27页
文件大小: 0K
描述: EVAL BOARD 1 FOR ISL8102
标准包装: 1
系列: *
ISL8102
poles and the ESR zero of the voltage mode approximation,
yields a solution that is always stable with very close to ideal
transient performance.
The feedback resistor, R 1 , has already been chosen as
(DCR Current Sensing)” on page 19 . Select a target
bandwidth for the compensated system, F 0 . The target
bandwidth must be large enough to assure adequate
transient performance, but smaller than 1/3 of the
per-channel switching frequency. The values of the
compensation components depend on the relationships of f 0
to the L-C pole frequency and the ESR zero frequency. For
each of the following three, there is a separate set of
equations for the compensation components.
oscilloscope until no further improvement is noted. Normally,
C 1 will not need adjustment. Keep the value of C 1 from
Equation 28 unless some performance issue is noted.
The optional capacitor C 2 , is sometimes needed to bypass
noise away from the PWM comparator (see Figure 20). Keep
a position available for C 2 , and be prepared to install a high
frequency capacitor of between 22pF and 150pF in case any
leading edge jitter problem is noted.
Compensating the Converter Operating without
Load-Line Regulation
The ISL8102 multi-phase converter operating without load
line regulation behaves in a similar manner to a
voltage-mode controller. This section highlights the design
consideration for a voltage-mode controller requiring external
--------------------------- > F 0
R 2 = R 1 ? ------------------------------------------------------------
0.66 ? V
Case 1:
1
2 π ? L ? C
2 π ? F 0 ? V OSC ? L ? C
IN
compensation. To address a broad range of applications, a
type-3 feedback network is recommended (see Figure 21).
C 2
2 π ? V OSC ? R 1 ? f 0
0.66 ? V IN
C 1 = -------------------------------------------------
R 2
C 1
COMP
F 0 > ---------------------------------
R 2 = R 1 ? -----------------------------------------------
Case 3:
1
2 π ? C ? ESR
2 π ? F 0 ? V OSC ? L
0.66 ? V IN ? ESR
(EQ. 28)
C 3
R 3
R 1
FB
VDIFF
ISL8102
2 π ? V OSC ? R 1 ? F 0 ? L
0.66 ? V IN ? ESR ? C
C 2 = ---------------------------------------------------------------
FIGURE 21. COMPENSATION CONFIGURATION FOR
NON-LOAD-LINE REGULATED ISL8102 CIRCUIT
Figure 22 highlights the voltage-mode control loop for a
synchronous-rectified buck converter, applicable, with a
--------------------------- ≤ F 0 < ---------------------------------
V OSC ? ( 2 π ) 2 ? F 0 ? L ? C
Case 2:
1 1
2 π ? L ? C 2 π ? C ? ESR
2
0.66 ? V
R 2 = R 1 ? ----------------------------------------------------------------
IN
0.66 ? V IN
2
C 1 = --------------------------------------------------------------------------------
( 2 π ) 2 ? F 0 ? V OSC ? R 1 ? L ? C
small number of adjustments, to the multiphase ISL8102
circuit. The output voltage (V OUT ) is regulated to the
reference voltage, VREF, level. The error amplifier output
(COMP pin voltage) is compared with the oscillator (OSC)
modified saw-tooth wave to provide a pulse-width modulated
wave with an amplitude of V IN at the PHASE node. The
PWM wave is smoothed by the output filter (L and C). The
output filter capacitor bank’s equivalent series resistance is
represented by the series resistor ESR.
The modulator transfer function is the small-signal transfer
In Equation 28, L is the per-channel filter inductance divided
by the number of active channels; C is the sum total of all
output capacitors; ESR is the equivalent series resistance of
the bulk output filter capacitance; and V OSC is the
peak-to-peak sawtooth signal amplitude as described in the
“Electrical Specifications” on page 5.
Once selected, the compensation values in Equation 28
assure a stable converter with reasonable transient
function of V OUT /V COMP . This function is dominated by a
DC gain, given by d MAX V IN /V OSC , and shaped by the
output filter, with a double pole break frequency at F LC and a
zero at F CE . For the purpose of this analysis, L and DCR
represent the individual channel inductance and its DCR
divided by 2 (equivalent parallel value of the two output
inductors), while C and ESR represents the total output
capacitance and its equivalent series resistance.
F LC = ---------------------------
F CE = ---------------------------------
performance. In most cases, transient performance can be
improved by making adjustments to R 2 . Slowly increase the
1
2 π ? L ? C
1
2 π ? C ? ESR
(EQ. 29)
value of R 2 while observing the transient performance on an
21
FN9247.1
July 28, 2008
相关PDF资料
PDF描述
T95S685M6R3HSAL CAP TANT 6.8UF 6.3V 20% 1507
VI-J63-CX-F3 CONVERTER MOD DC/DC 24V 75W
F951D106KBAAQ2 CAP TANT 10UF 20V 10% 1210
TTN2.00SV50 2" THERMASHIELD TUBE SILVER 50'
MAX4210BEUA+T IC CURRENT MONITOR 1.5% 8MSOP
相关代理商/技术参数
参数描述
ISL8102IRZ 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)
ISL8102IRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)
ISL8103 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Three-Phase Buck PWM Controller with High Current Integrated MOSFET Drivers
ISL8103CRZ 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)
ISL8103CRZ-T 功能描述:IC REG CTRLR BUCK PWM VM 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP(0.300",7.62mm) 包装:管件 产品目录页面:1316 (CN2011-ZH PDF)