参数资料
| 型号： | ISLA118P50IRZ |
| 厂商： | Intersil |
| 文件页数： | 18/34页 |
| 文件大小： | 0K |
| 描述： | IC ADC 8BIT SPI/SRL 500M 72QFN |
| 产品培训模块： | Solutions for Test and Measurement Equipment |
| 标准包装： | 1 |
| 系列： | FemtoCharge™ |
| 位数： | 8 |
| 采样率（每秒）： | 500M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 477mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 72-VFQFN 裸露焊盘 |
| 供应商设备封装： | 72-QFN（10x10） |
| 包装： | 托盘 |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
ISLA118P50
25
FN7565.2
July 25, 2011
by the I2E algorithm to update its sample time skew estimate.
Under such circumstances, I2E enters Hold state. In the Hold
state, the analog adjustments will be frozen and mismatch
estimate calculations will cease until such time as the analog
input achieves sufficient quality to allow the I2E algorithm to
make mismatch estimates again.
These registers allow the programming of the thresholds of the
meters used to determine the quality of the input signal. This can
be used by the application to optimize I2E’s behavior based on
knowledge of the input signal. For example, if a specific
application had an input signal that was typically 30dB down
from full scale, and was primarily concerned about analog
performance of the A/D at this input power, lowering the RMS
power threshold would allow I2E to continue tracking with this
input power level, thus allowing it to track over voltage and
temperature changes.
0x50 (LSBs), 0x51 (MSBs) RMS Power Threshold
This 16-bit quantity is the RMS power threshold at which I2E will
enter Hold state. The RMS power of the analog input is calculated
continuously by I2E on incoming data.
A 12-bit number squared produces a 24-bit result (for A/D
resolutions under 12-bits, the A/D samples are MSB-aligned to
12-bit data). A dynamic number of these 24-bit results are
averaged to compare with this threshold approximately every
1s to decide whether or not to freeze I2E. The 24-bit threshold is
constructed with bits 23 through 20 (MSBs) assigned to 0, bits
19 through 4 assigned to this 16-bit quantity, and bits 3 through
0 (LSBs) assigned to 0. As an example, if the application wanted
to set this threshold to trigger near the RMS analog input of a
-20dBFS sinusoidal input, the calculation to determine this
register’s value would be
Therefore, programming 0x1488 into these two registers will
cause I2E to freeze when the signal being digitized has less RMS
power than a -20dBFS sinusoid.
The default value of this register is 0x1000, causing I2E to freeze
when the input amplitude is less than -21.2 dBFS.
The freezing of I2E by the RMS power meter threshold affects the
gain and sample time skew interleave mismatch estimates, but
not the offset mismatch estimate.
0x52 RMS Power Hysteresis
In order to prevent I2E from constantly oscillating between the
Hold and Track state, there is hysteresis in the comparison
described above. After I2E enters a frozen state, the RMS input
power must achieve
≥ threshold value + hysteresis to again
enter the old. The hysteresis quantity is a 24-bit value,
constructed with bits 23 through 12 (MSBs) being assigned to
0, bits 11 through 4 assigned to this register’s value, and bits 3
through 0 (LSBs) assigned to 0.
AC RMS Power Threshold
Similar to RMS power threshold, there must be sufficient AC RMS
power (or dV/dt) of the input signal to measure sample time
skew mismatch for an arbitrary input. This is clear from
observing the effect when a high voltage (and therefore large
RMS value) DC input is applied to the A/D input. Without
sufficient dV/dt in the input signal, no information about the
sample time skew between the core A/Ds can be determined
from the digitized samples. The AC RMS Power Meter is
implemented as a high-passed (via DSP) RMS power meter.
The writing of the AC RMS Power Threshold is different than
other SPI registers, and these registers are not listed in the SPI
memory map table. The required algorithm is documented
below.
1. Write the value 0x80 to the Index Register (SPI address 0x10)
2. Write the MSBs of the 16-bit quantity to SPI Address 0x150
3. Write the LSBs of the 16-bit quantity to SPI Address 0x14F
A 12-bit number squared produces a 24-bit result (for A/D
resolutions under 12-bits, the A/D samples are MSB-aligned to
12-bit data). A dynamic number of these 24-bit results are
averaged to compare with this threshold approximately every
1s to decide whether or not to freeze I2E. The 24-bit threshold is
constructed with bits 23 through 20 (MSBs) assigned to 0, bits
19 through 4 assigned to this 16-bit quantity, and bits 3 through
0 (LSBs) assigned to 0. The calculation methodology to set this
register is identical to the description in the RMS power threshold
description.
The freezing of I2E when the AC RMS power meter threshold is
not met affects the sample time skew interleave mismatch
estimate, but not the offset or gain mismatch estimates.
0x55 AC RMS Power Hysteresis
In order to prevent I2E from constantly oscillating between the
Hold and Track state, there is hysteresis in the comparison
described above. After I2E enters a frozen state, the AC RMS
input power must achieve
≥ threshold value + hysteresis to again
enter the Track state. The hysteresis quantity is a 24-bit value,
constructed with bits 23 through 12 (MSBs) being assigned to 0,
bits 11 through 4 assigned to this register’s value, and bits 3
through 0 (LSBs) assigned to 0.
ADDRESS 0X60-0X64: I2E INITIALIZATION
These registers provide access to the initialization values for
each of offset, gain, and sample time skew that I2E programs
into the target core A/D before adjusting to minimize interleave
mismatch. They can be used by the system to, for example,
reduce the convergence time of the I2E algorithm by
programming in the optimal values before turning I2E on. In
this case, I2E only needs to adjust for temperature and
voltage-induced changes since the optimal values were recorded.
RMScodes
2
-------
10
20
–
20
----------
×
2
12
290codes
×
=
(EQ. 2)
hex 290
2
()
0x014884TruncateMSBandLSBhexdigit
0x1488
=
d
=
(EQ. 3)
相关PDF资料 |
PDF描述 |
|---|---|
| ISLA212P20IRZ | IC ADC 12BIT SRL/SPI 72QFN |
| ISLA214S50IR1Z | IC ADC |
| ISLA222P13IRZ | IC ADC 12BIT SRL/SPI 72QFN |
| ISLA224S25IR1Z | IC ADC |
| KAD2708C-27Q68 | IC ADC 8BIT 275MSPS PAR 68-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISLA212P | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:12-Bit, 250MSPS/200MSPS/130MSPS ADC |
| ISLA212P13 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:12-Bit, 500MSPS ADC Programmable Built-in Test Patterns |
| ISLA212P13IRZ | 功能描述:IC ADC 12BIT SRL/SPI 72QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Data Converter Basics 标准包装:1,000 系列:- 位数:10 采样率（每秒）:30M 数据接口:并联 转换器数目:1 功率耗散（最大）:150mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极 配用:296-10003-ND - EVAL MOD FOR THS1030296-10004-ND - EVAL MOD FOR THS1031 |
| ISLA212P20 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:12-Bit, 500MSPS ADC Programmable Built-in Test Patterns |
| ISLA212P20IRZ | 功能描述:IC ADC 12BIT SRL/SPI 72QFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:FemtoCharge™ 产品培训模块:Data Converter Basics 标准包装:1,000 系列:- 位数:10 采样率（每秒）:30M 数据接口:并联 转换器数目:1 功率耗散（最大）:150mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极 配用:296-10003-ND - EVAL MOD FOR THS1030296-10004-ND - EVAL MOD FOR THS1031 |
发布紧急采购，3分钟左右您将得到回复。