参数资料
| 型号： | ISLA214S50IR1Z |
| 厂商： | Intersil |
| 文件页数： | 2/41页 |
| 文件大小： | 0K |
| 描述： | IC ADC |
| 标准包装： | 1 |
| 系列： | * |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
ISLA214S50
10
FN7973.2
April 25, 2013
Data Valid to SCLK
↑ Setup Time
tDS
Read or Write
12
cycles
Data Valid after SCLK
↑ Hold Time
tDH
Read or Write
8
cycles
Data Valid after SCLK
↓ Time
tDVR
Read
8
cycles
NOTES:
11. The Tri-Level Inputs internal switching thresholds are approximately. 0.43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD depending
on desired function.
12. The synchronous clock divider reset function is available as a (SPI-programmable) overload on the SYNC input.
13. The voltage is expressed in peak-to-peak differential swing. The peak-to-peak single-ended swing is 1/2 of the differential swing.
14. The SPI interface timing is directly proportional to the ADC sample period (tS). Values above reflect multiples of a 2ns sample period, and must be
scaled proportionally for lower sample rates. ADC sample clock must be running for SPI communication.
15. The SPI may operate asynchronously with respect to the ADC sample clock.
Switching Specifications Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
SYMBOL
CONDITION
MIN
(Note 6)
TYP
MAX
(Note 6)
UNITS
Typical Performance Curves
All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, TA = +25°C, AIN = -2dBFS,
fIN = 105MHz, fSAMPLE = 500MSPS.
FIGURE 3. SNR AND SFDR vs fIN
FIGURE 4. HD2 AND HD3 vs fIN
FIGURE 5. SNR AND SFDR vs AIN
FIGURE 6. HD2 AND HD3 vs AIN
50
55
60
65
70
75
80
85
90
95
0
100
200
300
400
500
600
700
INPUT FREQUENCY (MHz)
SFDR AT 500MSPS
SFDR AT 350MSPS
SNR AT 500MSPS
SNR AT 350MSPS
SNR
(dBF
S
)AN
D
SFDR
(dB
c
)
-110
-105
-100
-95
-90
-85
-80
-75
-70
-65
0
100
200
300
400
500
600
700
HD2 AT 500MSPS
HD2 AT 350MSPS
HD3 AT 500MSPS
HD3 AT 350MSPS
INPUT FREQUENCY (MHz)
HD2
A
ND
HD3
MAGNITUDE
(dBc)
0
20
40
60
80
100
-60
-50
-40
-30
-20
-10
0
INPUT AMPLITUDE (dBFS)
SFDR (dBFS)
SNR (dBFS)
SFDR (dBc)
SNR (dBc)
SNR
AN
D
SFDR
-120
-100
-80
-60
-40
-20
0
-60
-50
-40
-30
-20
-10
0
INPUT AMPLITUDE (dBFS)
HD3 (dBFS)
HD2 (dBFS)
HD3 (dBc)
HD2 (dBc)
HD2
A
ND
HD3
MAGNITUDE
相关PDF资料 |
PDF描述 |
|---|---|
| ISLA222P13IRZ | IC ADC 12BIT SRL/SPI 72QFN |
| ISLA224S25IR1Z | IC ADC |
| KAD2708C-27Q68 | IC ADC 8BIT 275MSPS PAR 68-QFN |
| KAD2708L-27Q68 | IC ADC 8BIT 275MSPS PAR 68-QFN |
| KAD2710C-27Q68 | IC ADC 10BIT 275MSPS PAR 68-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISLA214S50IR48EV1Z | 制造商:Intersil Corporation 功能描述:ISLA214S50IRZ EVALUATION BOARD 1 48LD QFN ROHS COMPLIANT - Bulk 制造商:Intersil Corporation 功能描述:ISLA214S50IRZ EVALUATION BOARD 1 48LD QFN ROHS COMPLIANT |
| ISLA216IR72EV1Z | 制造商:Intersil Corporation 功能描述:ISLA216IR72 EVAL BOARD - 72 LD QFN - SINGLE 16-BIT 250MSPS U - Bulk 制造商:Intersil Corporation 功能描述:EVAL BOARD FOR ISLA216IR72 制造商:Intersil Corporation 功能描述:EVAL BOARD ADC ISLA216P 制造商:Intersil Corporation 功能描述:EVAL BOARD, ADC, ISLA216P 制造商:Intersil 功能描述:ISLA216IR72 EVALRD 72LD SNGL 16-BIT 制造商:Intersil Corporation 功能描述:EVAL BOARD, ADC, ISLA216P; Silicon Manufacturer:Intersil; Silicon Core Number:ISLA216P; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Evaluation Board for ISLA216P ADC |
| ISLA216P | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:16-Bit, 250MSPS/200MSPS/130MSPS ADC |
| ISLA216P_1104 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:16-Bit, 250MSPS/200MSPS/130MSPS ADC |
| ISLA216P13 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:12-Bit, 500MSPS ADC Programmable Built-in Test Patterns |
发布紧急采购，3分钟左右您将得到回复。