参数资料
| 型号： | ISLA224S20IR1Z |
| 厂商： | Intersil |
| 文件页数： | 18/38页 |
| 文件大小： | 0K |
| 描述： | IC ADC |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
ISLA224S
25
FN7911.2
April 25, 2013
Serial Peripheral Interface
A serial peripheral interface (SPI) bus is used to facilitate
configuration of the device and to optimize performance. The SPI
bus consists of chip select (CSB), serial clock (SCLK) serial data
output (SDO), and serial data input/output (SDIO). The maximum
SCLK rate is equal to the ADC sample rate (fSAMPLE) divided by 7
for write operations and fSAMPLE divided by 16 for reads. There is
no minimum SCLK rate.
The following sections describe various registers that are used to
configure the SPI or adjust performance or functional parameters.
Many registers in the available address space (0x00 to 0xFF) are
not defined in this document. Additionally, within a defined
register there may be certain bits or bit combinations that are
reserved. Undefined registers and undefined values within defined
registers are reserved and should not be selected. Setting any
reserved register or value may produce indeterminate results.
SPI Physical Interface
The serial clock pin (SCLK) provides synchronization for the data
transfer. By default, all data is presented on the serial data
input/output (SDIO) pin in three-wire mode. The state of the SDIO
pin is set automatically in the communication protocol
(described in the following). A dedicated serial data output pin
(SDO) can be activated by setting 0x00[7] high to allow operation
in four-wire mode.
The SPI port operates in a half duplex master/slave
configuration, with the ADC functioning as a slave. Multiple slave
devices can interface to a single master in three-wire mode only,
since the SDO output of an unaddressed device is asserted in
four wire mode.
The chip-select bar (CSB) pin determines when a slave device is
being addressed. Multiple slave devices can be written to
concurrently, but only one slave device can be read from at a
given time (again, only in three-wire mode). If multiple slave
devices are selected for reading at the same time, the results will
be indeterminate.
FIGURE 55. SPI READ
( 3
WIRE MODE )
(4
WIRE MODE)
W1
W0
A12
A9
A2
A1
D7
D6
D3
D2
D1
D7
D3
D2
D1
D0
A0
WRITING A READ COMMAND
READING DATA
D0
tH
tDVR
SPI READ
tHI
tCLK
tLO
tDHW
tDSW
tS
CSB
SCLK
SDIO
SDO
A11
A10
R/W
FIGURE 56. 2-BYTE TRANSFER
CSB
SCLK
SDIO
INSTRUCTION/ADDRESS
DATA WORD 1
DATA WORD 2
CSB STALLING
FIGURE 57. N-BYTE TRANSFER
CSB
SCLK
SDIO
INSTRUCTION/ADDRESS
DATA WORD 1
DATA WORD N
LAST LEGAL
CSB STALLING
相关PDF资料 |
PDF描述 |
|---|---|
| VI-21L-MX-F1 | CONVERTER MOD DC/DC 28V 75W |
| HI1-674AKD-5 | IC ADC 12BIT 67KSPS 1CH 28-SBDIP |
| VE-J13-MW-B1 | CONVERTER MOD DC/DC 24V 100W |
| MS27656E11A5S | CONN RCPT 5POS WALL MNT W/SCKT |
| IDT72V3641L15PFG | IC SYNCFIFO 1024X36 15NS 120TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISLA224S25 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Dual 14-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC |
| ISLA224S25IR1Z | 功能描述:IC ADC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:250 系列:- 位数:12 采样率（每秒）:1.8M 数据接口:并联 转换器数目:1 功率耗散（最大）:1.82W 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-LQFP 供应商设备封装:48-LQFP（7x7） 包装:管件 输入数目和类型:2 个单端，单极 |
| ISLA224S25IR48EV1Z | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Dual 12-Bit, 250/200/125 MSPS JESD204B High Speed Serial Output ADC |
| ISLEM-BDGSTKEV1Z | 制造商:Intersil Corporation 功能描述:DAQ ON A STICK, E-MICRO STRAIN GAUGE, EVAL BOARD 1, ROHS COM - Bulk 制造商:Intersil Corporation 功能描述:EVAL BOARD FOR STRAIN GAUGE |
| ISLI2C-KIT | 制造商:Intersil Corporation 功能描述:ISLI2C - USB INTERFACE - Bulk |
发布紧急采购，3分钟左右您将得到回复。