参数资料
型号: ISPPAC-POWR604-01TN44I
厂商: Lattice Semiconductor Corporation
文件页数: 15/30页
文件大小: 0K
描述: IC ISP POWER MGR ANLG/LOG 44TQFP
标准包装: 160
系列: ispPAC®
应用: 电源监控器,序列发生器
输入电压: 0 V ~ 6 V
电源电压: 2.25 V ~ 5.5 V
电流 - 电源: 10mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 44-LQFP
供应商设备封装: 44-TQFP(10x10)
包装: 托盘
Lattice Semiconductor
ispPAC-POWR604 Data Sheet
Clock and Timer Systems
Figure 2-5 shows a block diagram of the ispPAC-POWR604’s internal clock and timer systems. The PLD clock can
be programmed with eight different frequencies based on the internal oscillator frequency of 250kHz.
Figure 2-5. Clock and Timer Block
Internal
OSC
250kHz
CLK
Timer Prescaler
(Time Out Range)
PLD Clock
Timer1
Timer2
Prescaler
Table 2-2. PLD Clock Prescaler 1
PLD Clock Frequency (kHz)
250
125
62.5
31.3
15.6
7.8
3.9
2
PLD Prescaler Divider
1
2
4
8
16
32
64
128
1. Values based on 250kHz clock.
The internal oscillator runs at a ?xed frequency of 250kHz. This main signal is then fed to the PLD clock pre-scaler
and also the Timer Clock pre-scaler (Figure 2-5). For the PLD Clock, the main 250kHz oscillator is divided down to
eight selectable frequencies shown in the Table 2-2. The architecture of the clock network allows the PLD clock to
be driven to the CLK pin. This enables the user access to the PLD clock as an output for expansion mode or other
uses of the (CLK) clock pin.
Schematically, when the switch is in the upper position, the internal oscillator drives the PLD clock pre-scaler and
the timer pre-scaler. In this mode, the CLK pin is an open-drain output and represents the same frequency as the
PLD clock. This is used when operating other devices (such as “slave” sequencing devices) in a synchronized
mode. When the switch is in the lower position, the CLK pin is an input and must be driven with an external clock
source. When driven from an external source, the same PLD clock pre-scaler is available to this external clock. The
frequencies available for the PLD clock will be the external clock frequency divided by 1, 2, 4, 8, 16, 32, 64 or 128,
depending on the programmable value chosen.
The Timer Clock Pre-Scaler divides the internal 250kHz oscillator (or external clock, if selected) down before it gen-
erates the clock for the two programmable timers. The pre-scaler has eight different divider ratios: Divide by 4, 8,
16, 32, 64, 128, 256 and 512 (Table 2-3). After the clock for the timers is divided down, it is used to drive the pro-
grammable timers. The two timers share the same timer clock frequency but may have different end count values.
2-14
相关PDF资料
PDF描述
50TZV22M6.3X6.1 CAP ALUM 22UF 50V 20% SMD
400RX301R5M8X11.5 CAP ALUM 1.5UF 400V 20% RADIAL
GMC07DRTN-S93 CONN EDGECARD 14POS DIP .100 SLD
H2MXH-4036G DIP CABLE - HDM40H/AE40G/X
UPB1A221MED1TD CAP ALUM 220UF 10V 20% RADIAL
相关代理商/技术参数
参数描述
ISPPAC-POWR60401TNE 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Monitor
ISPPAC-POWR60401TNI 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Monitor
ispPAC-POWR605-01SN24I 功能描述:监控电路 PROCESSORPM 6-SUPPLY SUPERVISOR RESET GEN RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel
ispPAC-POWR607-01N32I 功能描述:监控电路 Prec. Prog. Pwr Sppl y Seq. Mon. I RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel
ispPAC-POWR607-01NN32I 功能描述:监控电路 Prec. Prog. Pwr Sppl y Seq. Mon. I RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel