参数资料
型号: ISPPAC-POWR604-01TN44I
厂商: Lattice Semiconductor Corporation
文件页数: 25/30页
文件大小: 0K
描述: IC ISP POWER MGR ANLG/LOG 44TQFP
标准包装: 160
系列: ispPAC®
应用: 电源监控器,序列发生器
输入电压: 0 V ~ 6 V
电源电压: 2.25 V ~ 5.5 V
电流 - 电源: 10mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 44-LQFP
供应商设备封装: 44-TQFP(10x10)
包装: 托盘
Lattice Semiconductor
ispPAC-POWR604 Data Sheet
Software-Based Design Environment
Design Entry Software
All functions within the ispPAC-POWR604 are controlled through a Windows-based software development tool
called PAC-Designer. PAC-Designer has an easy-to-use graphical user interface (Figure 2-14) that allows the user
to set up the ispPAC-POWR604 to perform required functions, such as timed sequences for power supply or moni-
tor trip points for the voltage monitor inputs. The software tool gives the user control over how the device drives the
outputs and the functional con?gurations for all I/O pins. User-friendly dialog boxes are provided to set and edit all
of the analog features of the ispPAC-POWR604. An extension to the schematic screen is the LogiBuilder design
environment (Figure 2-15) that is used to enter and edit control sequences. Again, user-friendly dialog boxes are
provided in this window to help the designer quickly implement sequences that take advantage of the powerful
built-in PLD. Once the con?gurations are chosen and the sequence has been described by the utilities, the device
is ready to program. A standard JTAG interface is used to program the E 2 CMOS memory. The PAC-Designer soft-
ware supports downloading the device through the PC’s parallel port. The ispPAC-POWR604 can be repro-
grammed in-system using the software and an ispDOWNLOAD ? Cable assembly to compensate for variations in
supply timing, sequencing or scaling of voltage monitor inputs.
Figure 2-14. PAC-Designer Schematic Screen
The user interface (Figure 2-14) provides access to various internal function blocks within the ispPAC-POWR604
device.
Analog Inputs : Accesses the programmable threshold trip-points for the comparators and pin naming conven-
tions.
Digital Inputs : Digital input naming con?gurations and digital inputs feed into the internal PLD for the sequence
controller.
Sequence Controller : Incorporates a PLD architecture for designing the state machine to control the order and
functions associated with the user-de?ned power-up sequence/monitor and control.
Logic Outputs : These pins are con?gured and assigned in the Logic Output Functional Block. The four digital out-
puts are open-drain and require an external pull-up resistor.
2-24
相关PDF资料
PDF描述
50TZV22M6.3X6.1 CAP ALUM 22UF 50V 20% SMD
400RX301R5M8X11.5 CAP ALUM 1.5UF 400V 20% RADIAL
GMC07DRTN-S93 CONN EDGECARD 14POS DIP .100 SLD
H2MXH-4036G DIP CABLE - HDM40H/AE40G/X
UPB1A221MED1TD CAP ALUM 220UF 10V 20% RADIAL
相关代理商/技术参数
参数描述
ISPPAC-POWR60401TNE 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Monitor
ISPPAC-POWR60401TNI 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable Power Supply Sequencing Controller and Monitor
ispPAC-POWR605-01SN24I 功能描述:监控电路 PROCESSORPM 6-SUPPLY SUPERVISOR RESET GEN RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel
ispPAC-POWR607-01N32I 功能描述:监控电路 Prec. Prog. Pwr Sppl y Seq. Mon. I RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel
ispPAC-POWR607-01NN32I 功能描述:监控电路 Prec. Prog. Pwr Sppl y Seq. Mon. I RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟(典型值):10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel